OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [doc/] [README.txt] - Diff between revs 17 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 18
Line 1... Line 1...
USBHostSlave has been successfully compiled using Quartus 4.2
USBHostSlave has been successfully compiled using Quartus 4.2
 
For some reason I have not been able to use SOPC Builder 4.2 to build the usb SOPC component
 
However, SOPC Builder 4.1 generates a usable SOPC component. This may be an error on my part, I need to
 
investigate further.
USBHostSlave has been tested in a SystemC simulation, and on a Altera Nios development kit Cyclone edition.
USBHostSlave has been tested in a SystemC simulation, and on a Altera Nios development kit Cyclone edition.
 
 
 
 
Release notes:
Release notes:
// Version 0.6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
// Version 0.6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
Line 16... Line 19...
//             This version has undergone limited testing
//             This version has undergone limited testing
//             with full speed flash dongle, low speed keyboard, and a PC in full and low speed modes.
//             with full speed flash dongle, low speed keyboard, and a PC in full and low speed modes.
// Version 0.8 - June 24th 2005. Added bus access to the host SOFTimer. This version has been tested
// Version 0.8 - June 24th 2005. Added bus access to the host SOFTimer. This version has been tested
//             with uClinux, and is known to work with a full speed USB flash stick.
//             with uClinux, and is known to work with a full speed USB flash stick.
//             Moving Opencores project status from Beta to done.
//             Moving Opencores project status from Beta to done.
 
// Version 1.0 - October 14th 2005. Seperated the bus clock from the usb logic clock
 
//               Modified RX and TX fifo status registers, and removed TX fifo data count
 
//               register. Added RESET_CORE bit to HOST_SLAVE_CONTROL_REG.
 
//               Fixed slave mode bug which caused receive fifo to
 
//               be filled with incoming data when the slave was
 
//               responding with a NAK, and the data should have been discarded.
//             TODO: Test isochronous mode, and low speed mode using uClinux driver
//             TODO: Test isochronous mode, and low speed mode using uClinux driver
//                   Create a seperate clock domain for the bus interface
 
//                   Add frame period adjustment capability
//                   Add frame period adjustment capability
//                   Add compilation flags for slave only and host only versions
//                   Add compilation flags for slave only and host only versions
//                   Create data bus width options beyond 8-bit
//                   Create data bus width options beyond 8-bit
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.