URL
https://opencores.org/ocsvn/veristruct/veristruct/trunk
[/] [veristruct/] [trunk/] [test.struct] - Diff between revs 3 and 6
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 6 |
?rev1line? |
?rev2line? |
|
/***********************************************************************
|
|
*
|
|
* This file is a part of the Rachael SPARC project accessible at
|
|
* https://www.rachaelsparc.org. Unless otherwise noted code is released
|
|
* under the Lesser GPL (LGPL) available at http://www.gnu.org.
|
|
*
|
|
* Copyright (c) 2005:
|
|
* Michael Cowell
|
|
*
|
|
* Rachael SPARC is based heavily upon the LEON SPARC microprocessor
|
|
* released by Gaisler Research, at http://www.gaisler.com, under the
|
|
* LGPL. Much of the architectural work on Rachael was done by g2
|
|
* Microsystems. Contact michael.cowell@g2microsystems.com for more
|
|
* information.
|
|
*
|
|
***********************************************************************
|
|
* $Id: test.struct,v 1.2 2008-10-10 21:09:26 julius Exp $
|
|
* $URL: $
|
|
* $Rev: $
|
|
* $Author: julius $
|
|
**********************************************************************
|
|
*
|
|
* Test struct definition file
|
|
*
|
|
**********************************************************************/
|
|
|
|
|
|
struct memory_bus {
|
|
wire address [31:2];
|
|
wire data [31:0];
|
|
wire req; // This is a line comment in a struct!!
|
|
signed pie;
|
|
signed pie2 [3:1];
|
|
};
|
|
|
|
|
|
/* block block */
|
|
|
|
struct dual_bus {
|
|
memory_bus primary;
|
|
memory_bus secondary;
|
|
/* block
|
|
block */
|
|
};
|
|
|
|
struct complex {
|
|
signed reall [7:0];
|
|
signed imag [7:0];
|
|
};
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.