OpenCores
URL https://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk

Subversion Repositories versatile_fifo

[/] [versatile_fifo/] [trunk/] [rtl/] [verilog/] [sd_fifo.v] - Diff between revs 10 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 11
Line 21... Line 21...
   wire [8:0]     wadr1, radr1, wadr2, radr2, wadr3, radr3, wadr4, radr4;
   wire [8:0]     wadr1, radr1, wadr2, radr2, wadr3, radr3, wadr4, radr4;
 
 
   wire          dpram_we_a, dpram_we_b;
   wire          dpram_we_a, dpram_we_b;
   wire [10:0]    dpram_a_a, dpram_a_b;
   wire [10:0]    dpram_a_a, dpram_a_b;
 
 
   sd_counter wptr1
   sd_counter wptr1_cnt
     (
     (
      .q(wptr1),
      .q(wptr1),
      .q_bin(wadr1),
      .q_bin(wadr1),
      .cke((wb_adr_i==2'd0) & wb_we_i & !fifo_full[1]),
      .cke((wb_adr_i==2'd0) & wb_we_i & !fifo_full[1]),
      .clk(wb_clk),
      .clk(wb_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter rptr1
   sd_counter rptr1_cnt
     (
     (
      .q(rptr1),
      .q(rptr1),
      .q_bin(radr1),
      .q_bin(radr1),
      .cke((sd_adr_i==2'd0) & sd_re_i & !fifo_empty[1]),
      .cke((sd_adr_i==2'd0) & sd_re_i & !fifo_empty[1]),
      .clk(sd_clk),
      .clk(sd_clk),
Line 55... Line 55...
      .wclk(wb_clk),
      .wclk(wb_clk),
      .rclk(sd_clk),
      .rclk(sd_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter wptr2
   sd_counter wptr2_cnt
     (
     (
      .q(wptr2),
      .q(wptr2),
      .q_bin(wadr2),
      .q_bin(wadr2),
      .cke((sd_adr_i==2'd1) & sd_we_i & !fifo_full[2]),
      .cke((sd_adr_i==2'd1) & sd_we_i & !fifo_full[2]),
      .clk(sd_clk),
      .clk(sd_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter rptr2
   sd_counter rptr2_cnt
     (
     (
      .q(rptr2),
      .q(rptr2),
      .q_bin(radr2),
      .q_bin(radr2),
      .cke((wb_adr_i==2'd1) & wb_re_i & !fifo_empty[2]),
      .cke((wb_adr_i==2'd1) & wb_re_i & !fifo_empty[2]),
      .clk(wb_clk),
      .clk(wb_clk),
Line 89... Line 89...
      .wclk(sd_clk),
      .wclk(sd_clk),
      .rclk(wb_clk),
      .rclk(wb_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter wptr3
   sd_counter wptr3_cnt
     (
     (
      .q(wptr3),
      .q(wptr3),
      .q_bin(wadr3),
      .q_bin(wadr3),
      .cke((wb_adr_i==2'd2) & wb_we_i & !fifo_full[3]),
      .cke((wb_adr_i==2'd2) & wb_we_i & !fifo_full[3]),
      .clk(wb_clk),
      .clk(wb_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter rptr3
   sd_counter rptr3_cnt
     (
     (
      .q(rptr3),
      .q(rptr3),
      .q_bin(radr3),
      .q_bin(radr3),
      .cke((sd_adr_i==2'd2) & sd_re_i & !fifo_empty[3]),
      .cke((sd_adr_i==2'd2) & sd_re_i & !fifo_empty[3]),
      .clk(sd_clk),
      .clk(sd_clk),
Line 123... Line 123...
      .wclk(wb_clk),
      .wclk(wb_clk),
      .rclk(sd_clk),
      .rclk(sd_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter wptr4
   sd_counter wptr4_cnt
     (
     (
      .q(wptr4),
      .q(wptr4),
      .q_bin(wadr4),
      .q_bin(wadr4),
      .cke((sd_adr_i==2'd3) & sd_we_i & !fifo_full[4]),
      .cke((sd_adr_i==2'd3) & sd_we_i & !fifo_full[4]),
      .clk(sd_clk),
      .clk(sd_clk),
      .rst(rst)
      .rst(rst)
      );
      );
 
 
   sd_counter rptr4
   sd_counter rptr4_cnt
     (
     (
      .q(rptr4),
      .q(rptr4),
      .q_bin(radr4),
      .q_bin(radr4),
      .cke((wb_adr_i==2'd3) & wb_re_i & !fifo_empty[4]),
      .cke((wb_adr_i==2'd3) & wb_re_i & !fifo_empty[4]),
      .clk(wb_clk),
      .clk(wb_clk),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.