OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog/] [Makefile] - Diff between revs 12 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 18
Line 1... Line 1...
VERILOG_FILES = clk_and_reset.v
VERILOG_FILES = clk_and_reset.v
VERILOG_FILES += registers.v
VERILOG_FILES += registers.v
 
VERILOG_FILES += logic.v
 
 
VERILOG_FILES_CNT = cnt_bin_ce.v
VERILOG_FILES_CNT = vl_cnt_bin_ce.v
VERILOG_FILES_CNT += cnt_bin_ce_clear.v
VERILOG_FILES_CNT += vl_cnt_bin_ce_clear.v
VERILOG_FILES_CNT += cnt_bin_ce_clear_set_rew.v
VERILOG_FILES_CNT += vl_cnt_bin_ce_clear_set_rew.v
VERILOG_FILES_CNT += cnt_bin_ce_rew_l1.v
VERILOG_FILES_CNT += vl_cnt_bin_ce_rew_l1.v
VERILOG_FILES_CNT += cnt_lfsr_zq.v
VERILOG_FILES_CNT += vl_cnt_lfsr_zq.v
VERILOG_FILES_CNT += cnt_lfsr_ce_zq.v
VERILOG_FILES_CNT += vl_cnt_lfsr_ce_zq.v
VERILOG_FILES_CNT += cnt_lfsr_ce_rew_l1.v
VERILOG_FILES_CNT += vl_cnt_lfsr_ce_rew_l1.v
VERILOG_FILES_CNT += cnt_gray.v
VERILOG_FILES_CNT += vl_cnt_gray.v
VERILOG_FILES_CNT += cnt_gray_ce.v
VERILOG_FILES_CNT += vl_cnt_gray_ce.v
VERILOG_FILES_CNT += cnt_gray_ce_bin.v
VERILOG_FILES_CNT += vl_cnt_gray_ce_bin.v
 
 
VERILOG_FILES += $(VERILOG_FILES_CNT)
VERILOG_FILES += $(VERILOG_FILES_CNT)
VERILOG_FILES += counters.v
VERILOG_FILES += counters.v
VERILOG_FILES += memories.v
VERILOG_FILES += memories.v
VERILOG_FILES += wb.v
VERILOG_FILES += wb.v
 
VERILOG_FILES += arith.v
 
 
VERSATILE_LIBRARIES = versatile_library.v
VERSATILE_LIBRARIES = versatile_library.v
VERSATILE_LIBRARIES += versatile_library_actel.v
VERSATILE_LIBRARIES += versatile_library_actel.v
VERSATILE_LIBRARIES += versatile_library_altera.v
VERSATILE_LIBRARIES += versatile_library_altera.v
 
 
Line 25... Line 27...
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter_generator.php
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter_generator.php
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/CSV.class.php
        svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/CSV.class.php
 
 
#.PHONY: $(VERILOG_FILES_CNT)
#.PHONY: $(VERILOG_FILES_CNT)
$(VERILOG_FILES_CNT):
$(VERILOG_FILES_CNT):
        ./versatile_counter_generator.php cnt_bin_ce.csv > cnt_bin_ce.v
        ./versatile_counter_generator.php cnt_bin_ce.csv > vl_cnt_bin_ce.v
        ./versatile_counter_generator.php cnt_bin_ce_clear.csv > cnt_bin_ce_clear.v
        ./versatile_counter_generator.php cnt_bin_ce_clear.csv > vl_cnt_bin_ce_clear.v
        ./versatile_counter_generator.php cnt_bin_ce_clear_set_rew.csv > cnt_bin_ce_clear_set_rew.v
        ./versatile_counter_generator.php cnt_bin_ce_clear_set_rew.csv > vl_cnt_bin_ce_clear_set_rew.v
        ./versatile_counter_generator.php cnt_bin_ce_rew_l1.csv > cnt_bin_ce_rew_l1.v
        ./versatile_counter_generator.php cnt_bin_ce_rew_l1.csv > vl_cnt_bin_ce_rew_l1.v
        ./versatile_counter_generator.php cnt_lfsr_zq.csv > cnt_lfsr_zq.v
        ./versatile_counter_generator.php cnt_lfsr_zq.csv > vl_cnt_lfsr_zq.v
        ./versatile_counter_generator.php cnt_lfsr_ce_zq.csv > cnt_lfsr_ce_zq.v
        ./versatile_counter_generator.php cnt_lfsr_ce_zq.csv > vl_cnt_lfsr_ce_zq.v
        ./versatile_counter_generator.php cnt_lfsr_ce_rew_l1.csv > cnt_lfsr_ce_rew_l1.v
        ./versatile_counter_generator.php cnt_lfsr_ce_rew_l1.csv > vl_cnt_lfsr_ce_rew_l1.v
        ./versatile_counter_generator.php cnt_gray_ce.csv > cnt_gray_ce.v
        ./versatile_counter_generator.php cnt_gray.csv > vl_cnt_gray.v
        ./versatile_counter_generator.php cnt_gray_ce_bin.csv > cnt_gray_ce_bin.v
        ./versatile_counter_generator.php cnt_gray_ce.csv > vl_cnt_gray_ce.v
 
        ./versatile_counter_generator.php cnt_gray_ce_bin.csv > vl_cnt_gray_ce_bin.v
 
 
versatile_library.v: $(VERILOG_FILES)
versatile_library.v: $(VERILOG_FILES)
        cat $(VERILOG_FILES)  | sed -r -e 's/\/\/E2_([a-z]+)/`\1/' > versatile_library.v
        cat $(VERILOG_FILES)  | sed -r -e 's/\/\/E2_([a-z]+)/`\1/' > versatile_library.v
 
 
versatile_library_actel.v: $(VERILOG_FILES)
versatile_library_actel.v: $(VERILOG_FILES)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.