OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [bench/] [tb.v] - Diff between revs 33 and 35

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 33 Rev 35
Line 289... Line 289... 
 
 
 
 
   initial
 
   initial
 
     begin
 
     begin
 
        #0 wb_clk = 1'b0;
 
        #0 wb_clk = 1'b0;
 
        forever
 
        forever
 
          #20 wb_clk = !wb_clk;   // 25MHz
 
          #200 wb_clk = !wb_clk;   // 25MHz
 
     end
 
     end
 
 
 
 
 
   initial
 
   initial
 
     begin
 
     begin
 
        #0 sdram_clk = 1'b0;
 
        #0 sdram_clk = 1'b0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.