OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [bench/] [tb_defines.v] - Diff between revs 74 and 94

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 74 Rev 94
Line 1... Line 1...
 
// clock periods
 
`define WB0_CLK_PERIOD 20
 
`define SDRAM_CLK_PERIOD 6
 
 
 
`define SDR_16
`define DDR_16
`define DDR_16
//`define SDR_16
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.