OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] [Makefile] - Diff between revs 3 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 27... Line 27...
        vppreproc --simple tmp1.v | cat copyright.v - > ref_counter.v
        vppreproc --simple tmp1.v | cat copyright.v - > ref_counter.v
 
 
versatile_mem_ctrl:
versatile_mem_ctrl:
        vppreproc --simple versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v inc_adr.v ref_counter.v sdr_16.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
        vppreproc --simple versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v inc_adr.v ref_counter.v sdr_16.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
 
 
all:  ctrl_counter dual_port_ram fifo_adr_counter ref_counter sdr_16 versatile_mem_ctrl
all:  ctrl_counter dual_port_ram fifo_adr_counter sdr_16 versatile_mem_ctrl
all:  ctrl_counter dual_port_ram fifo_adr_counter sdr_16 versatile_mem_ctrl
all:  ctrl_counter dual_port_ram fifo_adr_counter sdr_16 versatile_mem_ctrl

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.