OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] [vga_lcd/] [trunk/] [rtl/] [verilog/] [vga_wb_master.v] - Diff between revs 43 and 45

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 43 Rev 45
Line 35... Line 35...
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
 
 
//  CVS Log
//  CVS Log
//
//
//  $Id: vga_wb_master.v,v 1.12 2003-03-18 21:45:48 rherveille Exp $
//  $Id: vga_wb_master.v,v 1.13 2003-03-19 12:50:45 rherveille Exp $
//
//
//  $Date: 2003-03-18 21:45:48 $
//  $Date: 2003-03-19 12:50:45 $
//  $Revision: 1.12 $
//  $Revision: 1.13 $
//  $Author: rherveille $
//  $Author: rherveille $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//               $Log: not supported by cvs2svn $
//               $Log: not supported by cvs2svn $
 
//               Revision 1.12  2003/03/18 21:45:48  rherveille
 
//               Added WISHBONE revB.3 Registered Feedback Cycles support
 
//
//               Revision 1.11  2002/04/20 10:02:39  rherveille
//               Revision 1.11  2002/04/20 10:02:39  rherveille
//               Changed video timing generator.
//               Changed video timing generator.
//               Changed wishbone master vertical gate count code.
//               Changed wishbone master vertical gate count code.
//               Fixed a potential bug in the wishbone slave (cursor color register readout).
//               Fixed a potential bug in the wishbone slave (cursor color register readout).
//
//
Line 356... Line 359...
                    hgate_div_cnt <= #1 hgate_div_val[1:0];
                    hgate_div_cnt <= #1 hgate_div_val[1:0];
              end
              end
 
 
        // vgate counter
        // vgate counter
        reg  [15:0] vgate_cnt;
        reg  [15:0] vgate_cnt;
        wire vdone = ~|vgate_cnt[15:1] & vgate_cnt[0];
        wire [16:0] vgate_cnt_val;
 
        wire        vdone;
 
 
 
        assign vgate_cnt_val = {1'b0, vgate_cnt} - 17'h1;
 
        assign vdone = vgate_cnt_val[16];
 
 
        always @(posedge clk_i)
        always @(posedge clk_i)
          if (sclr || ImDoneStrb)
          if (sclr || ImDoneStrb)
            vgate_cnt <= #1 Tvgate;
            vgate_cnt <= #1 Tvgate;
          else if (hdone)
          else if (hdone)
            vgate_cnt <= #1 vgate_cnt -16'h1;
            vgate_cnt <= #1 vgate_cnt_val[15:0];
 
 
        assign ImDone = hdone & vdone;
        assign ImDone = hdone & vdone;
 
 
        assign ImDoneStrb = ImDone & !dImDone;
        assign ImDoneStrb = ImDone & !dImDone;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.