OpenCores
URL https://opencores.org/ocsvn/vhdl_cpu_emulator/vhdl_cpu_emulator/trunk

Subversion Repositories vhdl_cpu_emulator

[/] [vhdl_cpu_emulator/] [trunk/] [cpu0.txt] - Diff between revs 2 and 3

Show entire file | Details | Blame | View Log

Rev 2 Rev 3
?rev1line?
?rev2line?
 
CLOCK 15 ns
 
RESET 50 ns
 
READ_LATENCY 3
 
vector8 int0shadow = 00000000
 
vector8 int1shadow = 00000000
 
thread access_2us.txt 00000000
 
#THREAD ctc.txt 00000000 00000000
 
#THREAD thr_interrupt.txt
 
#sender uart 0
 
#THREAD thr_tx_uart0.txt 00000001
 
#receiver uart 0
 
#THREAD thr_rx_uart0.txt in0_0.txt
 
#sender uart 1
 
#THREAD thr_tx_uart1.txt 00010001
 
#receiver uart 1
 
#THREAD thr_rx_uart1.txt in0_1.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.