URL
https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 4 |
Rev 5 |
Line 65... |
Line 65... |
|
|
subtype wishbone_tag_data_t is std_logic_vector(1 downto 0);
|
subtype wishbone_tag_data_t is std_logic_vector(1 downto 0);
|
subtype wishbone_tag_address_t is std_logic_vector(1 downto 0);
|
subtype wishbone_tag_address_t is std_logic_vector(1 downto 0);
|
subtype wishbone_tag_cycle_t is std_logic_vector(1 downto 0);
|
subtype wishbone_tag_cycle_t is std_logic_vector(1 downto 0);
|
|
|
--type t_wishbone_interface_mode is (CLASSIC, PIPELINED);
|
--type wishbone_interface_mode_t is (CLASSIC, PIPELINED);
|
--type t_wishbone_address_granularity is (BYTE, WORD);
|
--type wishbone_address_granularity_t is (BYTE, WORD);
|
constant zero_c : std_logic_vector(511 downto 0) := (others => '0');
|
constant zero_c : std_logic_vector(511 downto 0) := (others => '0');
|
end my_project_pkg;
|
end my_project_pkg;
|
|
|
-- package body ------------------------------------------------------
|
-- package body ------------------------------------------------------
|
package body my_project_pkg is
|
package body my_project_pkg is
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.