| Line 18... |
Line 18... |
-- Section 2: Code from CPU emulation: some starter commands
|
-- Section 2: Code from CPU emulation: some starter commands
|
-- Section 3: Code for internal test bench implementation
|
-- Section 3: Code for internal test bench implementation
|
-- Section 4: Code for Verify commands
|
-- Section 4: Code for Verify commands
|
--
|
--
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
|
-- Redistribution and use in source and binary forms, with or without
|
|
-- modification, in whole or part, are permitted:
|
--
|
--
|
|
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
-- ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
-- POSSIBILITY OF SUCH DAMAGE.
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------------
|
--###################################################################################
|
--###################################################################################
|
-- Section 1: Interrupts and Waiting.
|
-- Section 1: Interrupts and Waiting.
|
architecture bhv of tb_xxx is
|
architecture bhv of tb_xxx is
|
