OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [doc/] [w11a_tb_guide.txt] - Diff between revs 19 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 20
Line 1... Line 1...
# $Id: w11a_tb_guide.txt 504 2013-04-13 15:37:24Z mueller $
# $Id: w11a_tb_guide.txt 511 2013-04-27 13:51:46Z mueller $
 
 
Guide to running w11a test benches
Guide to running w11a test benches
 
 
  Table of content:
  Table of content:
 
 
Line 159... Line 159...
   simulation, or via a serial port to a FPGA board. This way the same tests
   simulation, or via a serial port to a FPGA board. This way the same tests
   can be executed in simulation and on real hardware.
   can be executed in simulation and on real hardware.
 
 
4. Available system tests benches -----------------------------------------
4. Available system tests benches -----------------------------------------
 
 
4a. serport tester -- --------------------------------------------
4a. serport tester ---------------------------------------------------
 
 
   The sys_tst_serloop design is a test target for validating the serial
   The sys_tst_serloop design is a test target for validating the serial
   link UART stack. Send and receive throughput as well as loop-back tests
   link UART stack. Send and receive throughput as well as loop-back tests
   are supported
   are supported
 
 
Line 246... Line 246...
 
 
   - sys_w11a_s3 test bench
   - sys_w11a_s3 test bench
 
 
     cd $RETROBASE/rtl/sys_gen/w11a/s3board/tb
     cd $RETROBASE/rtl/sys_gen/w11a/s3board/tb
     make tb_w11a_s3
     make tb_w11a_s3
     time ti_rri --pack=rw11a --run="tbw tb_w11a_s3" --fifo --logl=3 -- \
     time ti_rri --pack=rw11 --run="tbw tb_w11a_s3" --fifo --logl=3 -- \
         "rw11a::setup_cpu" \
         "rw11::setup_cpu" \
         "rw11a::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
         "rw11::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
       tee tb_w11a_s3_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
       tee tb_w11a_s3_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
     -> 10225140.0 ns 511247: DONE
     -> 10225140.0 ns 511247: DONE
     -> real 0m52.105s  user 0m0.260s  sys 0m0.132s
     -> real 0m52.105s  user 0m0.260s  sys 0m0.132s
 
 
   - sys_w11a_n2 test bench
   - sys_w11a_n2 test bench
 
 
     cd $RETROBASE/rtl/sys_gen/w11a/nexys2/tb
     cd $RETROBASE/rtl/sys_gen/w11a/nexys2/tb
     make tb_w11a_n2
     make tb_w11a_n2
     time ti_rri --pack=rw11a --run="tbw tb_w11a_n2" --fifo --logl=3 -- \
     time ti_rri --pack=rw11 --run="tbw tb_w11a_n2" --fifo --logl=3 -- \
         "rw11a::setup_cpu" \
         "rw11::setup_cpu" \
         "rw11a::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
         "rw11::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
       tee tb_w11a_n2_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
       tee tb_w11a_n2_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
     -> 10278380.0 ns 513908: DONE
     -> 10278380.0 ns 513908: DONE
     -> real 1m26.388s  user 0m0.312s  sys 0m0.156s
     -> real 1m26.388s  user 0m0.312s  sys 0m0.156s
 
 
   - sys_w11a_n3 test bench
   - sys_w11a_n3 test bench
 
 
     cd $RETROBASE/rtl/sys_gen/w11a/nexys3/tb
     cd $RETROBASE/rtl/sys_gen/w11a/nexys3/tb
     make tb_w11a_n3
     make tb_w11a_n3
     time ti_rri --pack=rw11a --run="tbw tb_w11a_n3" --fifo --logl=3 -- \
     time ti_rri --pack=rw11 --run="tbw tb_w11a_n3" --fifo --logl=3 -- \
         "rw11a::setup_cpu" \
         "rw11::setup_cpu" \
         "rw11a::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
         "rw11::run_pdpcp ../../../../w11a/tb/tb_pdp11core_stim.dat" |\
       tee tb_w11a_n3_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
       tee tb_w11a_n3_stim2_dsim.log | egrep "(-[EFW]:|FAIL|PEND|DONE)"
     -> 5167410.0 ns 516720: DONE
     -> 5167410.0 ns 516720: DONE
     -> real 1m26.611s   user 0m0.248s   sys 0m0.196s
     -> real 1m26.611s   user 0m0.248s   sys 0m0.196s
 
 
   A new, modular w11a test bench is under construction. So far it is very
   A new, modular w11a test bench is under construction. So far it is very
Line 282... Line 282...
 
 
   - sys_w11a_n2 test bench
   - sys_w11a_n2 test bench
 
 
     cd $RETROBASE/rtl/sys_gen/w11a/nexys2/tb
     cd $RETROBASE/rtl/sys_gen/w11a/nexys2/tb
     make tb_w11a_n2
     make tb_w11a_n2
     time ti_rri --pack=rw11a --run="tbw tb_w11a_n2" --fifo --logl=3 -- \
     time ti_rri --pack=rw11 --run="tbw tb_w11a_n2" --fifo --logl=3 -- \
         "rw11a::setup_cpu" "rw11a::tbench @w11a_all.dat" | \
         "rw11::setup_cpu" "rw11::tbench @w11a_all.dat" | \
       tee w11a_tbench_dsim.log | egrep "(-[EFW]:|FAIL|PASS|DONE)"
       tee w11a_tbench_dsim.log | egrep "(-[EFW]:|FAIL|PASS|DONE)"
     -> 904180.0 ns  45198: DONE
     -> 904180.0 ns  45198: DONE
     -> real 0m5.739s   user 0m0.576s   sys 0m0.076s
     -> real 0m5.739s   user 0m0.576s   sys 0m0.076s

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.