URL
https://opencores.org/ocsvn/w11/w11/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 13 |
Rev 15 |
Line 3... |
Line 3... |
../../../vlib/xlib/xlib.vhd
|
../../../vlib/xlib/xlib.vhd
|
../../../vlib/genlib/genlib.vhd
|
../../../vlib/genlib/genlib.vhd
|
../../../vlib/rbus/rblib.vhd
|
../../../vlib/rbus/rblib.vhd
|
../../../vlib/rlink/rlinklib.vbom
|
../../../vlib/rlink/rlinklib.vbom
|
../../../bplib/bpgen/bpgenlib.vbom
|
../../../bplib/bpgen/bpgenlib.vbom
|
../../../bplib/nexys2/nexys2lib.vhd
|
../../../bplib/nxcramlib/nxcramlib.vhd
|
sys_conf : sys_conf.vhd
|
sys_conf : sys_conf.vhd
|
# components
|
# components
|
[xst,isim]../../../vlib/xlib/dcm_sfs_unisim_s3e.vbom
|
[xst,isim]../../../vlib/xlib/dcm_sfs_unisim_s3e.vbom
|
[ghdl]../../../vlib/xlib/dcm_sfs_gsim.vbom
|
[ghdl]../../../vlib/xlib/dcm_sfs_gsim.vbom
|
../../../vlib/genlib/clkdivce.vbom
|
../../../vlib/genlib/clkdivce.vbom
|
../../../bplib/bpgen/bp_rs232_2l4l_iob.vbom
|
../../../bplib/bpgen/bp_rs232_2l4l_iob.vbom
|
../../../bplib/bpgen/sn_humanio_rbus.vbom
|
../../../bplib/bpgen/sn_humanio_rbus.vbom
|
../tst_rlink.vbom
|
../tst_rlink.vbom
|
../../../bplib/nexys2/n2_cram_dummy.vbom
|
../../../bplib/nxcramlib/nx_cram_dummy.vbom
|
# design
|
# design
|
sys_tst_rlink_n2.vhd
|
sys_tst_rlink_n2.vhd
|
@ucf_cpp: sys_tst_rlink_n2.ucf
|
@ucf_cpp: sys_tst_rlink_n2.ucf
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.