OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [sys_gen/] [tst_serloop/] [nexys3/] [tb/] [Makefile] - Diff between revs 17 and 19

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 19
Line 1... Line 1...
# $Id: Makefile 448 2012-01-02 21:55:11Z mueller $
# $Id: Makefile 477 2013-01-27 14:07:10Z mueller $
#
#
#  Revision History:
#  Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
# 2011-12-11   438   1.0.1  added tb_tst_serloop1_n3
# 2011-12-11   438   1.0.1  added tb_tst_serloop1_n3
# 2011-11-27   433   1.0    Initial version
# 2011-11-27   433   1.0    Initial version
#
#
EXE_all  = tb_tst_serloop1_n3
EXE_all  = tb_tst_serloop1_n3
#
#
ISE_BOARD = nexys3
include $(RETROBASE)/rtl/make/xflow_default_nexys3.mk
ISE_PATH  = xc6slx16-csg324-2
 
#
 
XFLOWOPT_SYN = syn_s6_speed.opt
 
XFLOWOPT_IMP = imp_s6_speed.opt
 
#
#
.PHONY : all all_ssim all_tsim clean
.PHONY : all all_ssim all_tsim clean
#
#
all      : $(EXE_all)
all      : $(EXE_all)
all_ssim : $(EXE_all:=_ssim)
all_ssim : $(EXE_all:=_ssim)
Line 27... Line 23...
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
#
#
VBOM_all = $(wildcard *.vbom)
VBOM_all = $(wildcard *.vbom)
#
#
 
ifndef DONTINCDEP
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_isim)
include $(VBOM_all:.vbom=.dep_isim)
include $(wildcard *.o.dep_ghdl)
include $(wildcard *.o.dep_ghdl)
 
endif
#
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.