OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [sys_gen/] [w11a/] [nexys3/] [tb/] [sys_conf_sim.vhd] - Diff between revs 15 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 20
Line 1... Line 1...
-- $Id: sys_conf_sim.vhd 433 2011-11-27 22:04:39Z mueller $
-- $Id: sys_conf_sim.vhd 509 2013-04-21 20:46:20Z mueller $
--
--
-- Copyright 2011- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
-- Copyright 2011-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
--
-- This program is free software; you may redistribute and/or modify it under
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
-- Software Foundation, either version 2, or at your option any later version.
--
--
Line 17... Line 17...
--
--
-- Dependencies:   -
-- Dependencies:   -
-- Tool versions:  xst 13.1; ghdl 0.29
-- Tool versions:  xst 13.1; ghdl 0.29
-- Revision History: 
-- Revision History: 
-- Date         Rev Version  Comment
-- Date         Rev Version  Comment
 
-- 2013-04-21   509   1.2    add fx2 settings
-- 2011-11-25   432   1.0    Initial version (cloned from _n3)
-- 2011-11-25   432   1.0    Initial version (cloned from _n3)
------------------------------------------------------------------------------
------------------------------------------------------------------------------
 
 
library ieee;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
Line 38... Line 39...
  constant sys_conf_memctl_read1delay : positive := sys_conf_memctl_read0delay;
  constant sys_conf_memctl_read1delay : positive := sys_conf_memctl_read0delay;
  constant sys_conf_memctl_writedelay : positive := 7;
  constant sys_conf_memctl_writedelay : positive := 7;
 
 
  constant sys_conf_ser2rri_cdinit : integer := 1-1;   -- 1 cycle/bit in sim
  constant sys_conf_ser2rri_cdinit : integer := 1-1;   -- 1 cycle/bit in sim
 
 
 
  -- fx2 settings: petowidth=10 -> 2^10 30 MHz clocks -> ~33 usec
 
  constant sys_conf_fx2_petowidth  : positive := 10;
 
  constant sys_conf_fx2_ccwidth  : positive := 5;
 
 
  constant sys_conf_hio_debounce : boolean := false;   -- no debouncers
  constant sys_conf_hio_debounce : boolean := false;   -- no debouncers
 
 
  constant sys_conf_bram           : integer :=  0;      -- no bram, use cache
  constant sys_conf_bram           : integer :=  0;      -- no bram, use cache
  constant sys_conf_bram_awidth    : integer := 14;      -- bram size (16 kB)
  constant sys_conf_bram_awidth    : integer := 14;      -- bram size (16 kB)
  constant sys_conf_mem_losize     : integer := 8#167777#; --   4 MByte
  constant sys_conf_mem_losize     : integer := 8#167777#; --   4 MByte

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.