OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [vlib/] [rbus/] [rbd_rbmon.vhd] - Diff between revs 10 and 12

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 12
Line 1... Line 1...
-- $Id: rbd_rbmon.vhd 374 2011-03-27 17:02:47Z mueller $
-- $Id: rbd_rbmon.vhd 387 2011-07-03 17:24:52Z mueller $
--
--
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
--
-- This program is free software; you may redistribute and/or modify it under
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- the terms of the GNU General Public License as published by the Free
Line 31... Line 31...
-- 2011-03-27   374   1.0.2  rename ncyc -> nbusy because it counts busy cycles
-- 2011-03-27   374   1.0.2  rename ncyc -> nbusy because it counts busy cycles
-- 2010-12-31   352   1.0.1  simplify irb_ack logic
-- 2010-12-31   352   1.0.1  simplify irb_ack logic
-- 2010-12-27   349   1.0    Initial version 
-- 2010-12-27   349   1.0    Initial version 
------------------------------------------------------------------------------
------------------------------------------------------------------------------
--
--
-- address layout:
-- Address   Bits Name        r/w/f  Function
--   bbbbbb00 : cntl
-- bbbbbb00       cntl        r/w/f  Control register
--                 00 : go/halt (writing 1 clears addr)
--             00   go        r/w/f    writing 1 clears add
--   bbbbbb01 : alim: read-write register
-- bbbbbb01       alim        r/w/-  Address limit register
--              15:08 : hilim: upper address limit (def: ff)
--          15:08   hilim     r/w/-    upper address limit (def: ff)
--               7:00 : lolim: lower address limit (def: 00)
--          07:00   lolim     r/w/-    lower address limit (def: 00)
--   bbbbbb10 : addr: read-write register
-- bbbbbb10       addr        r/w/-  Address register
--                 15 : wrap: line address wrapped (read-only, cleared on write)
--             15   wrap      r/0/-    line address wrapped (cleared on write)
--              xx:02 : laddr: line address
--           *:02   laddr     r/w/-    line address
--              01:00 : waddr: word address
--          01:00   waddr     r/w/-    word address
--   bbbbbb11 : data: read-write register
-- bbbbbb11       data        r/w/-  Data register
--
--
--     data format:
--     data format:
--     word 3     15 : ack
--     word 3     15 : ack
--                14 : busy
--                14 : busy
--                13 : err
--                13 : err

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.