OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [rtl/] [vlib/] [rbus/] [rb_sres_or_2.vhd] - Diff between revs 2 and 9

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 9
Line 1... Line 1...
-- $Id: rb_sres_or_2.vhd 314 2010-07-09 17:38:41Z mueller $
-- $Id: rb_sres_or_2.vhd 343 2010-12-05 21:24:38Z mueller $
--
--
-- Copyright 2008-2010 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
-- Copyright 2008-2010 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
--
-- This program is free software; you may redistribute and/or modify it under
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- the terms of the GNU General Public License as published by the Free
Line 11... Line 11...
-- or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for complete details.
-- for complete details.
--
--
------------------------------------------------------------------------------
------------------------------------------------------------------------------
-- Module Name:    rb_sres_or_2 - syn
-- Module Name:    rb_sres_or_2 - syn
-- Description:    rribus result or, 2 input
-- Description:    rbus result or, 2 input
--
--
-- Dependencies:   rritb_sres_or_mon    [sim only]
-- Dependencies:   rb_sres_or_mon    [sim only]
-- Test bench:     -
-- Test bench:     -
-- Target Devices: generic
-- Target Devices: generic
-- Tool versions:  xst 8.1, 8.2, 9.1, 9.2, 11.4; ghdl 0.18-0.29
-- Tool versions:  xst 8.1, 8.2, 9.1, 9.2, 11.4, 12.1; ghdl 0.18-0.29
 
--
-- Revision History: 
-- Revision History: 
-- Date         Rev Version  Comment
-- Date         Rev Version  Comment
 
-- 2010-12-04   343   1.1.1  use now rb_sres_or_mon
-- 2010-06-26   309   1.1    add rritb_sres_or_mon
-- 2010-06-26   309   1.1    add rritb_sres_or_mon
-- 2008-08-22   161   1.0.1  renamed rri_rbres_ -> rb_sres_
-- 2008-08-22   161   1.0.1  renamed rri_rbres_ -> rb_sres_
-- 2008-01-20   113   1.0    Initial version 
-- 2008-01-20   113   1.0    Initial version 
------------------------------------------------------------------------------
------------------------------------------------------------------------------
 
 
library ieee;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_1164.all;
 
 
use work.slvtypes.all;
use work.slvtypes.all;
use work.rrilib.all;
use work.rblib.all;
-- synthesis translate_off
 
use work.rritblib.all;
 
-- synthesis translate_on
 
 
 
-- ----------------------------------------------------------------------------
-- ----------------------------------------------------------------------------
 
 
entity rb_sres_or_2 is                  -- rribus result or, 2 input
entity rb_sres_or_2 is                  -- rbus result or, 2 input
  port (
  port (
    RB_SRES_1  :  in rb_sres_type;                 -- rb_sres input 1
    RB_SRES_1  :  in rb_sres_type;                 -- rb_sres input 1
    RB_SRES_2  :  in rb_sres_type := rb_sres_init; -- rb_sres input 2
    RB_SRES_2  :  in rb_sres_type := rb_sres_init; -- rb_sres input 2
    RB_SRES_OR : out rb_sres_type       -- rb_sres or'ed output
    RB_SRES_OR : out rb_sres_type       -- rb_sres or'ed output
  );
  );
Line 62... Line 61...
                       RB_SRES_2.dout;
                       RB_SRES_2.dout;
 
 
  end process proc_comb;
  end process proc_comb;
 
 
-- synthesis translate_off
-- synthesis translate_off
  ORMON : rritb_sres_or_mon
  ORMON : rb_sres_or_mon
    port map (
    port map (
      RB_SRES_1 => RB_SRES_1,
      RB_SRES_1 => RB_SRES_1,
      RB_SRES_2 => RB_SRES_2,
      RB_SRES_2 => RB_SRES_2,
      RB_SRES_3 => rb_sres_init,
      RB_SRES_3 => rb_sres_init,
      RB_SRES_4 => rb_sres_init
      RB_SRES_4 => rb_sres_init

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.