OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [rtl/] [vlib/] [rlink/] [tb/] [tbcore_rlink.vhd] - Diff between revs 17 and 18

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 18
Line 1... Line 1...
-- $Id: tbcore_rlink.vhd 445 2011-12-26 21:19:26Z mueller $
-- $Id: tbcore_rlink.vhd 469 2013-01-05 12:29:44Z mueller $
--
--
-- Copyright 2010-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
-- Copyright 2010-2013 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
--
-- This program is free software; you may redistribute and/or modify it under
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
-- Software Foundation, either version 2, or at your option any later version.
--
--
Line 21... Line 21...
--
--
-- Target Devices: generic
-- Target Devices: generic
-- Tool versions:  xst 11.4, 13.1; ghdl 0.26-0.29
-- Tool versions:  xst 11.4, 13.1; ghdl 0.26-0.29
-- Revision History: 
-- Revision History: 
-- Date         Rev Version  Comment
-- Date         Rev Version  Comment
 
-- 2013-01-04   469   3.1.2  use 1ns wait for .sinit to allow simbus debugging
-- 2011-12-25   445   3.1.1  add SB_ init drivers to avoid SB_VAL='U' at start
-- 2011-12-25   445   3.1.1  add SB_ init drivers to avoid SB_VAL='U' at start
-- 2011-12-23   444   3.1    redo clock handling, remove simclk, CLK now input
-- 2011-12-23   444   3.1    redo clock handling, remove simclk, CLK now input
-- 2011-11-19   427   3.0.1  now numeric_std clean
-- 2011-11-19   427   3.0.1  now numeric_std clean
-- 2010-12-29   351   3.0    rename rritb_core->tbcore_rlink; use rbv3 naming
-- 2010-12-29   351   3.0    rename rritb_core->tbcore_rlink; use rbv3 naming
-- 2010-06-05   301   1.1.2  rename .rpmon -> .rbmon
-- 2010-06-05   301   1.1.2  rename .rpmon -> .rbmon
Line 127... Line 128...
            readgen_ea(iline, iaddr, 8);
            readgen_ea(iline, iaddr, 8);
            readgen_ea(iline, idata, 8);
            readgen_ea(iline, idata, 8);
            SB_ADDR <= iaddr;
            SB_ADDR <= iaddr;
            SB_DATA <= idata;
            SB_DATA <= idata;
            SB_VAL  <= 'H';
            SB_VAL  <= 'H';
            wait for 0 ns;
            wait for 1 ns;
            SB_VAL  <= 'L';
            SB_VAL  <= 'L';
            SB_ADDR <= (others=>'L');
            SB_ADDR <= (others=>'L');
            SB_DATA <= (others=>'L');
            SB_DATA <= (others=>'L');
            wait for 0 ns;
            wait for 1 ns;
 
 
          when others =>                -- bad command
          when others =>                -- bad command
            write(oline, string'("?? unknown command: "));
            write(oline, string'("?? unknown command: "));
            write(oline, dname);
            write(oline, dname);
            writeline(output, oline);
            writeline(output, oline);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.