OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [rtl/] [vlib/] [serport/] [tb/] [Makefile] - Diff between revs 17 and 19

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 17 Rev 19
Line 1... Line 1...
# $Id: Makefile 444 2011-12-25 10:04:58Z mueller $
# $Id: Makefile 477 2013-01-27 14:07:10Z mueller $
#
#
#  Revision History:
#  Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
# 2011-08-13   405   1.3    use includes from rtl/make
# 2011-08-13   405   1.3    use includes from rtl/make
# 2009-11-21   252   1.2    add ISim support
# 2009-11-21   252   1.2    add ISim support
Line 9... Line 9...
#
#
EXE_all  = tb_serport_uart_rx
EXE_all  = tb_serport_uart_rx
EXE_all += tb_serport_uart_rxtx
EXE_all += tb_serport_uart_rxtx
EXE_all += tb_serport_autobaud
EXE_all += tb_serport_autobaud
#
#
 
# reference board for test synthesis is Spartan-6 based Nexys3
 
include $(RETROBASE)/rtl/make/xflow_default_nexys3.mk
 
#
.PHONY : all all_ssim all_tsim clean
.PHONY : all all_ssim all_tsim clean
#
#
all      : $(EXE_all)
all      : $(EXE_all)
all_ssim : $(EXE_all:=_ssim)
all_ssim : $(EXE_all:=_ssim)
all_tsim : $(EXE_all:=_tsim)
all_tsim : $(EXE_all:=_tsim)
Line 25... Line 28...
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
#
#
VBOM_all = $(wildcard *.vbom)
VBOM_all = $(wildcard *.vbom)
#
#
 
ifndef DONTINCDEP
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_isim)
include $(VBOM_all:.vbom=.dep_isim)
 
endif
#
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.