OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.7/] [tools/] [bin/] [vbomconv] - Diff between revs 12 and 15

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 15
Line 1... Line 1...
#!/usr/bin/perl -w
#!/usr/bin/perl -w
# $Id: vbomconv 405 2011-08-14 08:16:28Z mueller $
# $Id: vbomconv 433 2011-11-27 22:04:39Z mueller $
#
#
# Copyright 2007-2011 by Walter F.J. Mueller 
# Copyright 2007-2011 by Walter F.J. Mueller 
#
#
# This program is free software; you may redistribute and/or modify it under
# This program is free software; you may redistribute and/or modify it under
# the terms of the GNU General Public License as published by the Free
# the terms of the GNU General Public License as published by the Free
Line 12... Line 12...
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# for complete details.
# for complete details.
#
#
#  Revision History:
#  Revision History:
# Date         Rev Version  Comment
# Date         Rev Version  Comment
 
# 2011-11-27   433   1.9.2  use in ghdl_m -fexplicit when unisim used
# 2011-08-13   405   1.9.1  always write 'vhdl' into xst prj files again; for
# 2011-08-13   405   1.9.1  always write 'vhdl' into xst prj files again; for
#                           -xst_export: remove opt file export, add ucf_cpp
#                           -xst_export: remove opt file export, add ucf_cpp
#                           handling
#                           handling
# 2011-06-26   385   1.9    add --ise_path, pass it to vbomconv --xst_prj
# 2011-06-26   385   1.9    add --ise_path, pass it to vbomconv --xst_prj
# 2011-06-09   383   1.8.6  fix xst_vhdl.opt logic (use rtl/vlib now)
# 2011-06-09   383   1.8.6  fix xst_vhdl.opt logic (use rtl/vlib now)
Line 294... Line 295...
    $cmd .= "rm $stem\n" ;      # rm old executable to force elaboration
    $cmd .= "rm $stem\n" ;      # rm old executable to force elaboration
  }
  }
 
 
  $cmd .= "ghdl -m";
  $cmd .= "ghdl -m";
  $cmd .= " -o $stem";
  $cmd .= " -o $stem";
 
  $cmd .= ' -fexplicit'             if $has_unisim;    # needed for ISE 13.1
  $cmd .= ' -P$XILINX/ghdl/unisim'  if $has_unisim;
  $cmd .= ' -P$XILINX/ghdl/unisim'  if $has_unisim;
  $cmd .= ' -P$XILINX/ghdl/simprim' if $has_simprim;
  $cmd .= ' -P$XILINX/ghdl/simprim' if $has_simprim;
  $cmd .= " --ieee=synopsys";
  $cmd .= " --ieee=synopsys";
  $cmd .= " --no-vital-checks"      if $is_ssim or $is_fsim or $is_tsim;
  $cmd .= " --no-vital-checks"      if $is_ssim or $is_fsim or $is_tsim;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.