OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [doc/] [w11a_tb_guide.txt] - Diff between revs 16 and 17

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 16 Rev 17
Line 1... Line 1...
# $Id: w11a_tb_guide.txt 442 2011-12-23 10:03:28Z mueller $
# $Id: w11a_tb_guide.txt 443 2011-12-23 11:21:03Z mueller $
 
 
Guide to running w11a test benches
Guide to running w11a test benches
 
 
  Table of content:
  Table of content:
 
 
Line 87... Line 87...
 
 
     cd $RETROBASE/rtl/vlib/rlink/tb
     cd $RETROBASE/rtl/vlib/rlink/tb
     make tb_rlink_direct
     make tb_rlink_direct
     time tbw tb_rlink_direct |\
     time tbw tb_rlink_direct |\
       tee tb_rlink_direct_dsim.log | egrep "(FAIL|DONE)"
       tee tb_rlink_direct_dsim.log | egrep "(FAIL|DONE)"
     ->  142355.0 ns   7108: DONE
     ->  147755.0 ns   7378: DONE
     -> real 0m00.317s   user 0m00.324s   sys 0m00.028s
     -> real 0m00.317s   user 0m00.324s   sys 0m00.028s
 
 
   - rlink core test via serial port interface
   - rlink core test via serial port interface
 
 
     make tb_rlink_serport
     cd $RETROBASE/rtl/vlib/rlink/tb
     time tbw tb_rlink_serport tb_rlink_serport_stim.dat |\
     make tb_rlink_sp1c
       tee tb_rlink_serport_stim2_dsim.log | egrep "(FAIL|DONE)"
     time tbw tb_rlink_sp1c tb_rlink_sp1c_stim.dat |\
     ->   72735.0 ns   3627: DONE
       tee tb_rlink_sp1c_stim2_dsim.log | egrep "(FAIL|DONE)"
     -> real 0m00.266s   user 0m00.264s   sys 0m00.008s
     ->   24695.0 ns   1225: DONE
 
     -> real 0m0.133s   user 0m0.104s   sys 0m0.008s
     time tbw tb_rlink_serport tb_rlink_stim.dat |\
 
       tee tb_rlink_serport_dsim.log | egrep "(FAIL|DONE)"
 
     -> 536155.0 ns  26798: DONE
     time tbw tb_rlink_sp1c tb_rlink_stim.dat |\
 
       tee tb_rlink_sp1c_dsim.log | egrep "(FAIL|DONE)"
 
     -> 551935.0 ns  27587: DONE
     -> real  0m01.714s   user  0m01.704s   sys  0m00.044s
     -> real  0m01.714s   user  0m01.704s   sys  0m00.044s
 
 
   - w11a core test (using behavioural model)
   - w11a core test (using behavioural model)
 
 
     cd $RETROBASE/rtl/w11a/tb
     cd $RETROBASE/rtl/w11a/tb
Line 123... Line 125...
     -> real 1m09.738s   user 1m09.588s   sys 0m00.096s
     -> real 1m09.738s   user 1m09.588s   sys 0m00.096s
 
 
   - s3board sram controller test
   - s3board sram controller test
 
 
     cd $RETROBASE/rtl/bplib/s3board/tb
     cd $RETROBASE/rtl/bplib/s3board/tb
 
 
     make tb_s3_sram_memctl
     make tb_s3_sram_memctl
     time tbw tb_s3_sram_memctl |\
     time tbw tb_s3_sram_memctl |\
       tee tb_s3_sram_memctl_dsim.log | egrep "(FAIL|DONE)"
       tee tb_s3_sram_memctl_dsim.log | egrep "(FAIL|DONE)"
     -> 5015.0 ns    241: DONE
     -> 5015.0 ns    241: DONE
     -> real 0m00.113s   user 0m00.068s   sys 0m00.016s
     -> real 0m00.113s   user 0m00.068s   sys 0m00.016s
 
 
 
 
   - nexys2/nexys3 cram controller test
   - nexys2/nexys3 cram controller test
 
 
     cd $RETROBASE/rtl/bplib/nxcramlib/tb
     cd $RETROBASE/rtl/bplib/nxcramlib/tb
 
 
     make tb_nx_cram_memctl_as
     make tb_nx_cram_memctl_as
     time tbw tb_nx_cram_memctl_as |\
     time tbw tb_nx_cram_memctl_as |\
       tee tb_nx_cram_memctl_as_dsim.log | egrep "(FAIL|DONE)"
       tee tb_nx_cram_memctl_as_dsim.log | egrep "(FAIL|DONE)"
     -> 24272.5 ns   1204: DONE
     -> 24272.5 ns   1204: DONE
     -> real 0m00.343s   user 0m00.248s   sys 0m00.100s
     -> real 0m00.343s   user 0m00.248s   sys 0m00.100s

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.