| Line 1... |
Line 1... |
-- $Id: ibdr_rk11.vhd 672 2015-05-02 21:58:28Z mueller $
|
-- $Id: ibdr_rk11.vhd 767 2016-05-26 07:47:51Z mueller $
|
--
|
--
|
-- Copyright 2008-2015 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
-- Copyright 2008-2016 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
|
--
|
--
|
-- This program is free software; you may redistribute and/or modify it under
|
-- This program is free software; you may redistribute and/or modify it under
|
-- the terms of the GNU General Public License as published by the Free
|
-- the terms of the GNU General Public License as published by the Free
|
-- Software Foundation, either version 2, or at your option any later version.
|
-- Software Foundation, either version 2, or at your option any later version.
|
--
|
--
|
| Line 16... |
Line 16... |
-- Description: ibus dev(rem): RK11-A/B
|
-- Description: ibus dev(rem): RK11-A/B
|
--
|
--
|
-- Dependencies: ram_1swar_gen
|
-- Dependencies: ram_1swar_gen
|
-- Test bench: -
|
-- Test bench: -
|
-- Target Devices: generic
|
-- Target Devices: generic
|
-- Tool versions: ise 8.2-14.7; viv 2014.4; ghdl 0.18-0.31
|
-- Tool versions: ise 8.2-14.7; viv 2014.4-2016.1; ghdl 0.18-0.33
|
--
|
--
|
-- Synthesized (xst):
|
-- Synthesized (xst):
|
-- Date Rev ise Target flop lutl lutm slic t peri
|
-- Date Rev ise Target flop lutl lutm slic t peri
|
-- 2014-06-08 561 14.7 131013 xc6slx16-2 44 139 9 60 s 5.6
|
-- 2014-06-08 561 14.7 131013 xc6slx16-2 44 139 9 60 s 5.6
|
-- 2010-10-17 333 12.1 M53d xc3s1000-4 46 248 16 137 s 7.2
|
-- 2010-10-17 333 12.1 M53d xc3s1000-4 46 248 16 137 s 7.2
|
-- 2009-06-01 221 10.1.03 K39 xc3s1000-4 46 249 16 148 s 7.1
|
-- 2009-06-01 221 10.1.03 K39 xc3s1000-4 46 249 16 148 s 7.1
|
-- 2008-01-06 111 8.2.03 I34 xc3s1000-4 36 189 16 111 s 6.0
|
-- 2008-01-06 111 8.2.03 I34 xc3s1000-4 36 189 16 111 s 6.0
|
--
|
--
|
-- Revision History:
|
-- Revision History:
|
-- Date Rev Version Comment
|
-- Date Rev Version Comment
|
|
-- 2016-05-22 787 1.3.1 don't init N_REGS (vivado fix for fsm inference)
|
-- 2015-05-01 672 1.3 BUGFIX: interrupt after dreset,seek command start
|
-- 2015-05-01 672 1.3 BUGFIX: interrupt after dreset,seek command start
|
-- 2011-11-18 427 1.2.2 now numeric_std clean
|
-- 2011-11-18 427 1.2.2 now numeric_std clean
|
-- 2010-10-23 335 1.2.1 rename RRI_LAM->RB_LAM;
|
-- 2010-10-23 335 1.2.1 rename RRI_LAM->RB_LAM;
|
-- 2010-10-17 333 1.2 use ibus V2 interface
|
-- 2010-10-17 333 1.2 use ibus V2 interface
|
-- 2010-06-11 303 1.1 use IB_MREQ.racc instead of RRI_REQ
|
-- 2010-06-11 303 1.1 use IB_MREQ.racc instead of RRI_REQ
|
| Line 166... |
Line 167... |
(others=>'0'), -- icnt
|
(others=>'0'), -- icnt
|
'0','1' -- creset, crdone
|
'0','1' -- creset, crdone
|
);
|
);
|
|
|
signal R_REGS : regs_type := regs_init;
|
signal R_REGS : regs_type := regs_init;
|
signal N_REGS : regs_type := regs_init;
|
signal N_REGS : regs_type; -- don't init (vivado fix for fsm infer)
|
|
|
signal MEM_1_WE : slbit := '0';
|
signal MEM_1_WE : slbit := '0';
|
signal MEM_0_WE : slbit := '0';
|
signal MEM_0_WE : slbit := '0';
|
signal MEM_ADDR : slv4 := (others=>'0');
|
signal MEM_ADDR : slv4 := (others=>'0');
|
signal MEM_DIN : slv16 := (others=>'0');
|
signal MEM_DIN : slv16 := (others=>'0');
|
