OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [w11a/] [pdp11_dmscnt.vhd] - Diff between revs 34 and 36

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 34 Rev 36
Line 1... Line 1...
-- $Id: pdp11_dmscnt.vhd 721 2015-12-29 17:50:50Z mueller $
-- $Id: pdp11_dmscnt.vhd 767 2016-05-26 07:47:51Z mueller $
--
--
-- Copyright 2015- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
-- Copyright 2015-2016 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
--
--
-- This program is free software; you may redistribute and/or modify it under
-- This program is free software; you may redistribute and/or modify it under
-- the terms of the GNU General Public License as published by the Free
-- the terms of the GNU General Public License as published by the Free
-- Software Foundation, either version 2, or at your option any later version.
-- Software Foundation, either version 2, or at your option any later version.
--
--
Line 17... Line 17...
--
--
-- Dependencies:   memlib/ram_2swsr_rfirst_gen
-- Dependencies:   memlib/ram_2swsr_rfirst_gen
-- Test bench:     -
-- Test bench:     -
--
--
-- Target Devices: generic
-- Target Devices: generic
-- Tool versions:  ise 14.7; viv 2014.4; ghdl 0.31
-- Tool versions:  ise 14.7; viv 2014.4-2016.1; ghdl 0.31-0.33
--
--
-- Synthesized (xst):
-- Synthesized (xst):
-- Date         Rev  ise         Target      flop lutl lutm slic t peri
-- Date         Rev  ise         Target      flop lutl lutm slic t peri
-- 2015-06-26   695 14.7  131013 xc6slx16-2    91  107    0   41 s  5.4
-- 2015-06-26   695 14.7  131013 xc6slx16-2    91  107    0   41 s  5.4
--
--
-- Revision History: -
-- Revision History: -
-- Date         Rev Version  Comment
-- Date         Rev Version  Comment
 
-- 2016-05-22   787   1.1.1  don't init N_REGS (vivado fix for fsm inference)
-- 2015-12-28   721   1.1    use laddr/waddr; use ena instead of cnt;
-- 2015-12-28   721   1.1    use laddr/waddr; use ena instead of cnt;
-- 2015-07-19   702   1.0    Initial version
-- 2015-07-19   702   1.0    Initial version
-- 2015-06-26   695   1.0    First draft 
-- 2015-06-26   695   1.0    First draft 
------------------------------------------------------------------------------
------------------------------------------------------------------------------
--
--
Line 113... Line 114...
    (others=>'0'),                      -- waddr
    (others=>'0'),                      -- waddr
    (others=>'0'),                      -- scnt
    (others=>'0'),                      -- scnt
    (others=>'0')                       -- mbuf
    (others=>'0')                       -- mbuf
  );
  );
 
 
  signal R_REGS : regs_type := regs_init;  -- state registers
  signal R_REGS : regs_type := regs_init;
  signal N_REGS : regs_type := regs_init;  -- next value state regs
  signal N_REGS : regs_type;            -- don't init (vivado fix for fsm infer)
 
 
  signal CMEM_CEA   : slbit := '0';
  signal CMEM_CEA   : slbit := '0';
  signal CMEM_CEB   : slbit := '0';
  signal CMEM_CEB   : slbit := '0';
  signal CMEM_WEA   : slbit := '0';
  signal CMEM_WEA   : slbit := '0';
  signal CMEM_WEB   : slbit := '0';
  signal CMEM_WEB   : slbit := '0';

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.