URL
https://opencores.org/ocsvn/wb_async_mem_bridge/wb_async_mem_bridge/trunk
[/] [wb_async_mem_bridge/] [trunk/] [src/] [wb_async_mem_bridge.v] - Diff between revs 4 and 5
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 4 |
Rev 5 |
Line 69... |
Line 69... |
// sync mem_cs_n & mem_oe_n & mem_we_n
|
// sync mem_cs_n & mem_oe_n & mem_we_n
|
wire sync_mem_oe_n, sync_mem_oe_n_rise, sync_mem_oe_n_fall;
|
wire sync_mem_oe_n, sync_mem_oe_n_rise, sync_mem_oe_n_fall;
|
wire sync_mem_cs_n;
|
wire sync_mem_cs_n;
|
wire sync_mem_we_n, sync_mem_we_n_rise, sync_mem_we_n_fall;
|
wire sync_mem_we_n, sync_mem_we_n_rise, sync_mem_we_n_fall;
|
|
|
sync
|
|
(
|
|
.async_sig(),
|
|
.sync_out(),
|
|
.clk(wb_clk_i)
|
|
);
|
|
|
|
sync_edge_detect
|
sync_edge_detect
|
i_sync_mem_oe_n(
|
i_sync_mem_oe_n(
|
.async_sig(mem_oe_n),
|
.async_sig(mem_oe_n),
|
.sync_out(sync_mem_oe_n),
|
.sync_out(sync_mem_oe_n),
|
.clk(wb_clk_i),
|
.clk(wb_clk_i),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.