URL
https://opencores.org/ocsvn/wb_dma/wb_dma/trunk
[/] [wb_dma/] [trunk/] [bench/] [verilog/] [wb_slv_model.v] - Diff between revs 5 and 15
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 15 |
| Line 9... |
Line 9... |
//// ////
|
//// ////
|
//// Downloaded from: http://www.opencores.org/cores/wb_dma/ ////
|
//// Downloaded from: http://www.opencores.org/cores/wb_dma/ ////
|
//// ////
|
//// ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2001 Rudolf Usselmann ////
|
//// Copyright (C) 2000-2002 Rudolf Usselmann ////
|
|
//// www.asics.ws ////
|
//// rudi@asics.ws ////
|
//// rudi@asics.ws ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
| Line 35... |
Line 36... |
//// ////
|
//// ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
|
|
// CVS Log
|
// CVS Log
|
//
|
//
|
// $Id: wb_slv_model.v,v 1.1 2001-07-29 08:57:02 rudi Exp $
|
// $Id: wb_slv_model.v,v 1.2 2002-02-01 01:55:44 rudi Exp $
|
//
|
//
|
// $Date: 2001-07-29 08:57:02 $
|
// $Date: 2002-02-01 01:55:44 $
|
// $Revision: 1.1 $
|
// $Revision: 1.2 $
|
// $Author: rudi $
|
// $Author: rudi $
|
// $Locker: $
|
// $Locker: $
|
// $State: Exp $
|
// $State: Exp $
|
//
|
//
|
// Change History:
|
// Change History:
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2001/07/29 08:57:02 rudi
|
|
//
|
|
//
|
|
// 1) Changed Directory Structure
|
|
// 2) Added restart signal (REST)
|
|
//
|
// Revision 1.1.1.1 2001/03/19 13:11:29 rudi
|
// Revision 1.1.1.1 2001/03/19 13:11:29 rudi
|
// Initial Release
|
// Initial Release
|
//
|
//
|
//
|
//
|
//
|
//
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.