OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [cpp/] [uartsim.cpp] - Diff between revs 3 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 11
Line 9... Line 9...
// Creator:     Dan Gisselquist, Ph.D.
// Creator:     Dan Gisselquist, Ph.D.
//              Gisselquist Technology, LLC
//              Gisselquist Technology, LLC
//
//
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
//
//
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
// Copyright (C) 2015-2017, Gisselquist Technology, LLC
//
//
// This program is free software (firmware): you can redistribute it and/or
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
// your option) any later version.
Line 22... Line 22...
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory, run make with no
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
// <http://www.gnu.org/licenses/> for a copy.
//
//
// License:     GPL, v3, as defined and found on www.gnu.org,
// License:     GPL, v3, as defined and found on www.gnu.org,
//              http://www.gnu.org/licenses/gpl.html
//              http://www.gnu.org/licenses/gpl.html
Line 102... Line 102...
        m_rx_state = RXIDLE;
        m_rx_state = RXIDLE;
        m_tx_state = TXIDLE;
        m_tx_state = TXIDLE;
}
}
 
 
void    UARTSIM::kill(void) {
void    UARTSIM::kill(void) {
 
        fflush(stdout);
 
 
 
        // Quickly double check that we aren't about to close stdin/stdout
 
        if (m_conrd == STDIN_FILENO)
 
                m_conwr = -1;
 
        if (m_conwr == STDOUT_FILENO)
 
                m_conwr = -1;
        // Close any active connection
        // Close any active connection
        if (m_conrd >= 0)                                close(m_conrd);
        if (m_conrd >= 0)                                close(m_conrd);
        if ((m_conwr >= 0)&&(m_conwr != m_conrd))        close(m_conwr);
        if ((m_conwr >= 0)&&(m_conwr != m_conrd))        close(m_conwr);
        if (m_skt >= 0) close(m_skt);
        if (m_skt >= 0) close(m_skt);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.