URL
https://opencores.org/ocsvn/wbuart32/wbuart32/trunk
[/] [wbuart32/] [trunk/] [rtl/] [rxuart.v] - Diff between revs 17 and 18
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 17 |
Rev 18 |
Line 120... |
Line 120... |
module rxuart(i_clk, i_reset, i_setup, i_uart_rx, o_wr, o_data, o_break,
|
module rxuart(i_clk, i_reset, i_setup, i_uart_rx, o_wr, o_data, o_break,
|
o_parity_err, o_frame_err, o_ck_uart);
|
o_parity_err, o_frame_err, o_ck_uart);
|
parameter [30:0] INITIAL_SETUP = 31'd868;
|
parameter [30:0] INITIAL_SETUP = 31'd868;
|
// 8 data bits, no parity, (at least 1) stop bit
|
// 8 data bits, no parity, (at least 1) stop bit
|
input wire i_clk, i_reset;
|
input wire i_clk, i_reset;
|
|
/* verilator lint_off UNUSED */
|
input wire [30:0] i_setup;
|
input wire [30:0] i_setup;
|
|
/* verilator lint_on UNUSED */
|
input wire i_uart_rx;
|
input wire i_uart_rx;
|
output reg o_wr;
|
output reg o_wr;
|
output reg [7:0] o_data;
|
output reg [7:0] o_data;
|
output reg o_break;
|
output reg o_break;
|
output reg o_parity_err, o_frame_err;
|
output reg o_parity_err, o_frame_err;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.