URL
https://opencores.org/ocsvn/wbuart32/wbuart32/trunk
[/] [wbuart32/] [trunk/] [rtl/] [wbuart.v] - Diff between revs 18 and 21
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 18 |
Rev 21 |
| Line 177... |
Line 177... |
// the CPU.
|
// the CPU.
|
assign o_uart_rx_int = rxf_status[0];
|
assign o_uart_rx_int = rxf_status[0];
|
|
|
// The clear to send line, which may be ignored, but which we set here
|
// The clear to send line, which may be ignored, but which we set here
|
// to be true any time the FIFO has fewer than N-2 items in it.
|
// to be true any time the FIFO has fewer than N-2 items in it.
|
// Why N-1? Because at N-1 we are totally full, but already so full
|
// Why not N-1? Because at N-1 we are totally full, but already so full
|
// that if the transmit end starts sending we won't have a location to
|
// that if the transmit end starts sending we won't have a location to
|
// receive it. (Transmit might've started on the next character by the
|
// receive it. (Transmit might've started on the next character by the
|
// time we set this--thus we need to set it to one, one character before
|
// time we set this--thus we need to set it to one, one character before
|
// necessary).
|
// necessary).
|
wire [(LCLLGFLEN-1):0] check_cutoff;
|
wire [(LCLLGFLEN-1):0] check_cutoff;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.