URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [README.txt] - Diff between revs 2 and 5
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 5 |
Line 1... |
Line 1... |
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
|
Sept 10,2009
|
|
Added WISHBONE master bus submodule and some related top level signals but still
|
|
not much real functionality.
|
|
|
|
Added code to allow for memory access stalls.
|
|
|
|
Upgraded testbench to insert memory wait states. Added more error detection
|
|
and summery.
|
|
|
|
Improved instruction decoder. Still needs more work to remove redundant adders
|
|
to improve synthesis results.
|
|
|
|
|
Sept 1, 2009
|
Sept 1, 2009
|
This is a prerelease checkin and should be looked at as an incremental backup
|
This is a prerelease checkin and should be looked at as an incremental backup
|
and not representative of what may be in the final release.
|
and not representative of what may be in the final release.
|
|
|
RTL - 75% done
|
RTL - 75% done
|
Line 13... |
Line 26... |
What's broken or unimplemented:
|
What's broken or unimplemented:
|
All things related to debug mode.
|
All things related to debug mode.
|
WISHBONE master bus interface.
|
WISHBONE master bus interface.
|
|
|
User Documentation - 30% done
|
User Documentation - 30% done
|
No newline at end of file
|
No newline at end of file
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.