URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [README.txt] - Diff between revs 5 and 14
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 14 |
| Line 1... |
Line 1... |
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
|
Sept 23,2009
|
|
BRK instruction working. Single Step Command in debug mode working.
|
|
Software error interrupt added.
|
|
|
|
Updates to testbench.
|
|
New assembly code directory: debug_test
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
Sept 10,2009
|
Sept 10,2009
|
Added WISHBONE master bus submodule and some related top level signals but still
|
Added WISHBONE master bus submodule and some related top level signals but still
|
not much real functionality.
|
not much real functionality.
|
|
|
Added code to allow for memory access stalls.
|
Added code to allow for memory access stalls.
|
| Line 9... |
Line 24... |
and summery.
|
and summery.
|
|
|
Improved instruction decoder. Still needs more work to remove redundant adders
|
Improved instruction decoder. Still needs more work to remove redundant adders
|
to improve synthesis results.
|
to improve synthesis results.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
Sept 1, 2009
|
Sept 1, 2009
|
This is a prerelease checkin and should be looked at as an incremental backup
|
This is a prerelease checkin and should be looked at as an incremental backup
|
and not representative of what may be in the final release.
|
and not representative of what may be in the final release.
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.