URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [README.txt] - Diff between revs 23 and 38
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 23 |
Rev 38 |
Line 1... |
Line 1... |
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
// SVN tag: None
|
// SVN tag: None
|
|
|
|
Nov 09,2009
|
|
RTL - 85% done - Minor changes to Mastermode bus.
|
|
|
|
Updates to testbench, Moved RAM.to submodule, Added bus arbitration module
|
|
but this is not fully functional. Causes timing problems when master is
|
|
polling xgate registers durning debug mode tests. Will probably change RAM
|
|
model to dual port in next revision.
|
|
Updated master module to include WISHBONE select inputs.
|
|
|
|
Updates to User Guide.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
Oct 07,2009
|
Oct 07,2009
|
RTL - 85% done
|
RTL - 85% done
|
All debug commands now working, including writes to XGCHID register.
|
All debug commands now working, including writes to XGCHID register.
|
|
|
Updates to testbench, added timeout and total error count.
|
Updates to testbench, added timeout and total error count.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.