URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [README.txt] - Diff between revs 44 and 51
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 44 |
Rev 51 |
| Line 1... |
Line 1... |
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
// SVN tag: None
|
// SVN tag: None
|
|
|
|
Jan 11,2010
|
|
RTL - 85% done -- Fix error in Zero Flag caculation for ADC and SBC instructions
|
|
Fix Error in loading R2 durning cpu_state == BOOT_3.
|
|
THere is a bug in DEBUG mode that is sensitive to number of preceding
|
|
instructions and wait states that needs to be resolved.
|
|
|
|
Updates to testbench --
|
|
|
|
Updates to User Guide -- First pass with instruction set details. Needs more
|
|
review on condition code settings.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
Dec 08,2009
|
Dec 08,2009
|
RTL - 85% done -- Updated code so there is only one program counter adder.
|
RTL - 85% done -- Updated code so there is only one program counter adder.
|
Updated WISHBONE Slave bus for word addressability and byte selection.
|
Updated WISHBONE Slave bus for word addressability and byte selection.
|
Deleted two stack pointer registers.
|
Deleted two stack pointer registers.
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.