OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [README.txt] - Diff between revs 74 and 76

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 74 Rev 76
Line 1... Line 1...
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////
// SVN tag: None
// SVN tag: None
 
 
 
May 18,2010
 
RTL - Fixed xlink synthesis warnings noted by Nachiket Jugade,
 
    missing else statment for chid_sm_ns line 393,
 
    missing default on shifter lines 2382 (Although all cases are covered).
 
 
 
Testbench - No Change.
 
 
 
Doc - No Change.
 
 
 
////////////////////////////////////////////////////////////////////////////////
 
////////////////////////////////////////////////////////////////////////////////
 
// SVN tag: None
 
 
May 13,2010
May 13,2010
RTL - Code cleanup. Eliminated index [0] of "xgif" and "chan_req_i" output and
RTL - Code cleanup. Eliminated index [0] of "xgif" and "chan_req_i" output and
    input pins along with assoicated status and and control registers. This
    input pins along with assoicated status and and control registers. This
    channel has never been usable.
    channel has never been usable.
 
 
Line 39... Line 52...
    All tests now pass when the RAM wait states are set from zero to four. Five
    All tests now pass when the RAM wait states are set from zero to four. Five
    wait states times out in simulation while running the last test which is
    wait states times out in simulation while running the last test which is
    a simple register test otherwise I expect it would pass.
    a simple register test otherwise I expect it would pass.
 
 
Testbench - Many of the failures while testing wait states were due to fixed
Testbench - Many of the failures while testing wait states were due to fixed
    delays coded in the testbench. As necessary delays were changed to be a
    delays coded in the testbench. As necessary, delays were changed to be a
    function of a parameter that is based on the number of RAM wait states.
    function of a parameter that is based on the number of RAM wait states.
 
 
Doc - No change.
Doc - No change.
 
 
////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.