URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [README.txt] - Diff between revs 76 and 77
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 76 |
Rev 77 |
| Line 1... |
Line 1... |
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
// SVN tag: None
|
// SVN tag: None
|
|
|
|
June 10,2010
|
|
RTL - No Change
|
|
|
|
Testbench - No Change.
|
|
|
|
Doc - Added descriptions for interrupt bypass registers. Added Appendix B for
|
|
testbench description.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
////////////////////////////////////////////////////////////////////////////////
|
|
// SVN tag: None
|
|
|
May 18,2010
|
May 18,2010
|
RTL - Fixed xlink synthesis warnings noted by Nachiket Jugade,
|
RTL - Fixed xlink synthesis warnings noted by Nachiket Jugade,
|
missing else statment for chid_sm_ns line 393,
|
missing else statment for chid_sm_ns line 393,
|
missing default on shifter lines 2382 (Although all cases are covered).
|
missing default on shifter lines 2382 (Although all cases are covered).
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.