OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] [xgate_regs.v] - Diff between revs 15 and 24

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 24
Line 66... Line 66...
  output reg                  brk_irq_ena,     // Enable BRK instruction to generate interrupt
  output reg                  brk_irq_ena,     // Enable BRK instruction to generate interrupt
 
 
  input                       bus_clk,       // Control register bus clock
  input                       bus_clk,       // Control register bus clock
  input                       async_rst_b,   // Async reset signal
  input                       async_rst_b,   // Async reset signal
  input                       sync_reset,    // Syncronous reset signal
  input                       sync_reset,    // Syncronous reset signal
  input                       cop_flag,      // COP Rollover Flag
 
  input                [15:0] write_bus,     // Write Data Bus
  input                [15:0] write_bus,     // Write Data Bus
  input                       write_xgmctl,  // Write Strobe for XGMCTL register
  input                       write_xgmctl,  // Write Strobe for XGMCTL register
  input                       write_xgisp74, // Write Strobe for XGISP74 register
  input                       write_xgisp74, // Write Strobe for XGISP74 register
  input                       write_xgisp30, // Write Strobe for XGISP30 register
  input                       write_xgisp30, // Write Strobe for XGISP30 register
  input                       write_xgvbr,   // Write Strobe for XGVBR register
  input                       write_xgvbr,   // Write Strobe for XGVBR register
Line 80... Line 79...
  input                       write_xgif_4,  // Write Strobe for Interrupt Flag Register 4
  input                       write_xgif_4,  // Write Strobe for Interrupt Flag Register 4
  input                       write_xgif_3,  // Write Strobe for Interrupt Flag Register 3
  input                       write_xgif_3,  // Write Strobe for Interrupt Flag Register 3
  input                       write_xgif_2,  // Write Strobe for Interrupt Flag Register 2
  input                       write_xgif_2,  // Write Strobe for Interrupt Flag Register 2
  input                       write_xgif_1,  // Write Strobe for Interrupt Flag Register 1
  input                       write_xgif_1,  // Write Strobe for Interrupt Flag Register 1
  input                       write_xgif_0,  // Write Strobe for Interrupt Flag Register 0
  input                       write_xgif_0,  // Write Strobe for Interrupt Flag Register 0
  input                       write_xgswt,   // Write Strobe for XGSWT register
  input                       write_xgswt    // Write Strobe for XGSWT register
  input                       access_semaph, // Semaphore strobe
 
  input                [ 2:0] semaph_risc    // Semaphore register select from RISC
 
  );
  );
 
 
 
 
  // registers
  // registers
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.