URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [rtl/] [verilog/] [xgate_wbs_bus.v] - Diff between revs 89 and 96
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 89 |
Rev 96 |
| Line 49... |
Line 49... |
output wbs_err_o, // bus error, lost module select durning wait state
|
output wbs_err_o, // bus error, lost module select durning wait state
|
input wbs_clk_i, // master clock input
|
input wbs_clk_i, // master clock input
|
input wbs_rst_i, // synchronous active high reset
|
input wbs_rst_i, // synchronous active high reset
|
input arst_i, // asynchronous reset
|
input arst_i, // asynchronous reset
|
input [ 6:1] wbs_adr_i, // lower address bits
|
input [ 6:1] wbs_adr_i, // lower address bits
|
input [DWIDTH-1:0] wbs_dat_i, // databus input
|
|
input wbs_we_i, // write enable input
|
input wbs_we_i, // write enable input
|
input wbs_stb_i, // stobe/core select signal
|
input wbs_stb_i, // stobe/core select signal
|
input wbs_cyc_i, // valid bus cycle input
|
input wbs_cyc_i, // valid bus cycle input
|
input [1:0] wbs_sel_i, // Select byte in word bus transaction
|
input [1:0] wbs_sel_i, // Select byte in word bus transaction
|
// XGATE Control Signals
|
// XGATE Control Signals
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.