URL
https://opencores.org/ocsvn/xgate/xgate/trunk
[/] [xgate/] [trunk/] [sim/] [verilog/] [run/] [run_iverilog] - Diff between revs 2 and 5
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 5 |
| Line 12... |
Line 12... |
-o xgate_compiled \
|
-o xgate_compiled \
|
-D WAVES_V \
|
-D WAVES_V \
|
\
|
\
|
$xgate/rtl/verilog/xgate_top.v \
|
$xgate/rtl/verilog/xgate_top.v \
|
$xgate/rtl/verilog/xgate_wbs_bus.v \
|
$xgate/rtl/verilog/xgate_wbs_bus.v \
|
|
$xgate/rtl/verilog/xgate_wbm_bus.v \
|
$xgate/rtl/verilog/xgate_regs.v \
|
$xgate/rtl/verilog/xgate_regs.v \
|
$xgate/rtl/verilog/xgate_risc.v \
|
$xgate/rtl/verilog/xgate_risc.v \
|
$xgate/rtl/verilog/xgate_irq_encode.v \
|
$xgate/rtl/verilog/xgate_irq_encode.v \
|
\
|
\
|
$bench/verilog/wb_master_model.v \
|
$bench/verilog/wb_master_model.v \
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
