OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk/] [rtl/] [verilog/] [generic_mem_medium.v] - Diff between revs 22 and 25

Show entire file | Details | Blame | View Log

Rev 22 Rev 25
Line 138... Line 138...
    end
    end
end
end
 
 
`else
`else
 
 
always @(posedge rclk or negedge rrst_n)
//always @(posedge rclk or negedge rrst_n)
 
//begin
 
//    if (!rrst_n) begin
 
//        mem_rdata <= {(DWIDTH){1'b0}};
 
//    end else if (ren) begin
 
//        mem_rdata <= mem[raddr[AWIDTH-1:0]];
 
//    end
 
//end
 
 
 
always @(posedge rclk)
begin
begin
    if (!rrst_n) begin
    if (ren) begin
        mem_rdata <= {(DWIDTH){1'b0}};
        raddr_d1 <= raddr;
    end else if (ren) begin
    end
        mem_rdata <= mem[raddr[AWIDTH-1:0]];
 
    end
    end
 
always @(raddr_d1, rclk)
 
begin
 
    mem_rdata = mem[raddr_d1[AWIDTH-1:0]];
end
end
 
 
`endif
`endif
 
 
generate
generate

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.