URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 19 |
Rev 22 |
Line 1... |
Line 1... |
|
GHDL:=/opt/ghdl/ghdl_mcode/translate/ghdldrv/ghdl_mcode
|
|
|
|
SOURCE:= ../../util/file/hexio.vhdl \
|
|
../../components/multiplexer/MUX.vhdl \
|
|
generic_memory_block.vhdl \
|
|
ram_parts.vhdl \
|
|
RAM.vhdl \
|
|
tb_generic_ram.vhdl
|
|
|
tb_generic:
|
tb_generic:
|
ghdl -a ../../util/file/hexio.vhdl ../../components/multiplexer/MUX.vhdl ram_parts.vhdl tb_generic_ram.vhdl
|
$(GHDL) -a $(SOURCE)
|
ghdl -e tb_generic_ram
|
$(GHDL) -e tb_generic_ram
|
|
|
# vim: set tw=0:
|
# vim: set tw=0:
|
# vim: set tw=0:
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.