URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
[/] [xucpu/] [trunk/] [src/] [components/] [components.vhdl] - Diff between revs 5 and 9
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 5 |
Rev 9 |
| Line 32... |
Line 32... |
ENA : IN STD_LOGIC;
|
ENA : IN STD_LOGIC;
|
D : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
D : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
Q : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
Q : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
END COMPONENT;
|
END COMPONENT;
|
|
|
|
COMPONENT data_reg_2 IS
|
|
|
|
GENERIC (
|
|
w_data : NATURAL := 16;
|
|
reset_value : NATURAL := 0);
|
|
|
|
PORT (
|
|
CLK : IN STD_LOGIC;
|
|
D : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
|
Q : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
|
|
|
END COMPONENT data_reg_2;
|
|
|
COMPONENT queue IS
|
COMPONENT queue IS
|
GENERIC (
|
GENERIC (
|
w_data : NATURAL RANGE 1 TO 32 := 16);
|
w_data : NATURAL RANGE 1 TO 32 := 16);
|
PORT (
|
PORT (
|
rst : IN STD_LOGIC;
|
rst : IN STD_LOGIC;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
