URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
[/] [xucpu/] [trunk/] [src/] [components/] [components.vhdl] - Diff between revs 9 and 28
Show entire file |
Details |
Blame |
View Log
| Rev 9 |
Rev 28 |
| Line 92... |
Line 92... |
PORT(
|
PORT(
|
A : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
A : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
Y : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
Y : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
END COMPONENT;
|
END COMPONENT;
|
|
|
COMPONENT memory IS
|
--COMPONENT memory IS
|
GENERIC(
|
-- GENERIC(
|
w_data : NATURAL RANGE 1 TO 32 := 16);
|
-- w_data : NATURAL RANGE 1 TO 32 := 16);
|
PORT(clk : IN STD_LOGIC;
|
-- PORT(clk : IN STD_LOGIC;
|
A1 : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
-- A1 : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
B1 : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
-- B1 : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
we : IN STD_LOGIC;
|
-- we : IN STD_LOGIC;
|
D : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
-- D : IN STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
A : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
-- A : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0);
|
B : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
-- B : OUT STD_LOGIC_VECTOR(w_data - 1 DOWNTO 0));
|
END COMPONENT;
|
--END COMPONENT;
|
|
|
COMPONENT gpio_in
|
COMPONENT gpio_in
|
GENERIC(
|
GENERIC(
|
w_data : NATURAL RANGE 1 TO 32 := 16;
|
w_data : NATURAL RANGE 1 TO 32 := 16;
|
w_port : NATURAL RANGE 1 TO 32 := 16);
|
w_port : NATURAL RANGE 1 TO 32 := 16);
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.