OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [system/] [S2.vhdl] - Diff between revs 33 and 34

Show entire file | Details | Blame | View Log

Rev 33 Rev 34
Line 49... Line 49...
 
 
  SIGNAL MEM_DATA : STD_LOGIC_VECTOR(15 DOWNTO 0);
  SIGNAL MEM_DATA : STD_LOGIC_VECTOR(15 DOWNTO 0);
 
 
BEGIN  -- ARCHITECTURE Structural
BEGIN  -- ARCHITECTURE Structural
 
 
 
  CLK <= CLOCK;
 
  RST <= RESET;
 
 
  BA1 : S2ARB
  BA1 : S2ARB
    PORT MAP (
    PORT MAP (
      -- Main component connections
      -- Main component connections
      CLK               => CLK,
      CLK               => CLK,
      RST               => RST,
      RST               => RST,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.