URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
[/] [xucpu/] [trunk/] [src/] [system/] [S2DCC.vhdl] - Diff between revs 31 and 32
Show entire file |
Details |
Blame |
View Log
Rev 31 |
Rev 32 |
Line 1... |
Line 1... |
|
LIBRARY ieee;
|
|
USE ieee.std_logic_1164.ALL;
|
|
USE ieee.numeric_std.ALL;
|
|
|
|
ENTITY S2DCC IS
|
|
|
|
PORT (
|
|
CLK : IN STD_LOGIC;
|
|
RST : IN STD_LOGIC;
|
|
O_ADDRESS : OUT STD_LOGIC_VECTOR(14 DOWNTO 0);
|
|
O_DATA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
|
|
O_RD : OUT STD_LOGIC;
|
|
O_WR : OUT STD_LOGIC;
|
|
I_ACK : IN STD_LOGIC;
|
|
I_ADDRESS : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
|
I_DATA : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
|
|
I_RD : IN STD_LOGIC;
|
|
I_WR : IN STD_LOGIC;
|
|
I_CPU_RD : IN STD_LOGIC;
|
|
I_CPU_WR : IN STD_LOGIC;
|
|
I_CPU_DATA_ADDR : IN STD_LOGIC_VECTOR(14 DOWNTO 0);
|
|
I_CPU_DATA : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
|
|
O_CPU_DATA : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
|
|
|
|
END ENTITY S2DCC;
|
|
|
|
ARCHITECTURE Structural OF S2DCC IS
|
|
|
|
BEGIN -- ARCHITECTURE Structural
|
|
|
|
|
|
|
|
END ARCHITECTURE Structural;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.