OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] [busmaster_tb.cpp] - Diff between revs 4 and 31

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 31
Line 167... Line 167...
                                (m_core->v__DOT__sdram__DOT__r_pending)?"PND":"   ",
                                (m_core->v__DOT__sdram__DOT__r_pending)?"PND":"   ",
                                (m_core->v__DOT__sdram__DOT__r_we)?'W':'R',
                                (m_core->v__DOT__sdram__DOT__r_we)?'W':'R',
                                (m_core->v__DOT__sdram__DOT__r_data),
                                (m_core->v__DOT__sdram__DOT__r_data),
                                (m_core->v__DOT__sdram__DOT__r_addr));
                                (m_core->v__DOT__sdram__DOT__r_addr));
 
 
                        printf("%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%2x",
                        printf("%s%s%s%s%s%s%s%s%s%s%s%s%s%s%2x",
                                (m_core->v__DOT__zippy__DOT__dbg_ack)?"A":"-",
                                (m_core->v__DOT__zippy__DOT__dbg_ack)?"A":"-",
                                (m_core->v__DOT__zippy__DOT__dbg_stall)?"S":"-",
                                (m_core->v__DOT__zippy__DOT__dbg_stall)?"S":"-",
                                (m_core->v__DOT__zippy__DOT__sys_dbg_cyc)?"D":"-",
                                (m_core->v__DOT__zippy__DOT__sys_dbg_cyc)?"D":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_lcl_cyc)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_lcl_cyc)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_dbg_stall)?"Z":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_dbg_stall)?"Z":"-",
                                (m_core->v__DOT__zippy__DOT__cmd_halt)?"H":"-",
                                (m_core->v__DOT__zippy__DOT__cmd_halt)?"H":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__pf_cyc)?"P":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__pf_cyc)?"P":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_gbl)?"G":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_gbl)?"G":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_lcl)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_lcl)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__dcdvalid)?"D":"-",
 
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__dcd_ce)?"k":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__dcd_ce)?"k":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__opvalid)?"O":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__opvalid)?"O":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__op_ce)?"k":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__op_ce)?"k":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__new_pc)?"N":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__new_pc)?"N":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__clear_pipeline)?"C":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__clear_pipeline)?"C":"-",

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.