OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] [busmaster_tb.cpp] - Diff between revs 31 and 37

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 31 Rev 37
Line 77... Line 77...
                                m_core->o_ram_data);
                                m_core->o_ram_data);
                PIPECMDR::tick();
                PIPECMDR::tick();
 
 
                bool    writeout = false;
                bool    writeout = false;
                /*
                /*
                if (m_core->v__DOT__runio__DOT__themouse__DOT__driver__DOT__rx_stb)
                if (m_core->v__DOT__sdram__DOT__r_pending)
                        writeout = true;
                        writeout = true;
                else if (m_core->v__DOT__runio__DOT__themouse__DOT__driver__DOT__ps2iface__DOT__state != m_last_ps2_state)
                else if (m_core->v__DOT__sdram__DOT__bank_active[0])
                        writeout = true;
                        writeout = true;
                else if (m_core->v__DOT__runio__DOT__themouse__DOT__m_state != m_last_mouse_state)
                else if (m_core->v__DOT__sdram__DOT__bank_active[1])
                        writeout = true;
                        writeout = true;
                else if (m_core->i_ps2 != m_last_ps2)
                else if (m_core->v__DOT__sdram__DOT__bank_active[2])
                        writeout = true;
                        writeout = true;
                else if (m_core->o_ps2 != m_last_ops2)
                else if (m_core->v__DOT__sdram__DOT__bank_active[3])
                        writeout = true;
 
                else if (m_core->v__DOT__runio__DOT__themouse__DOT__driver__DOT__ps2_perr)
 
                        writeout = true;
 
                else if (m_core->v__DOT__runio__DOT__themouse__DOT__driver__DOT__ps2_ferr)
 
                        writeout = true;
                        writeout = true;
                */
                */
                // if ((m_core->v__DOT__genbus__DOT__runwb__DOT__o_wb_cyc)||(m_core->v__DOT__bus_cyc))
 
                        // writeout = true;
 
                // else if (m_last_cyc)
 
                        // writeout = true;
 
                if ((m_tickcount > 0x5010)&&(m_core->v__DOT__sdram__DOT__r_state != 0))
 
                        writeout = true;
 
                else if ((m_core->v__DOT__dwb_cyc)&&((m_core->v__DOT__wb_stb)
 
                                ||(m_core->v__DOT__dwb_stall)
 
                                ||(m_core->v__DOT__dwb_ack)))
 
                        writeout = true;
 
                else if (m_core->v__DOT__dwb_cyc)
 
                        writeout = true;
 
                else if (m_core->v__DOT__sdram__DOT__need_refresh)
 
                        writeout = true;
 
                else if ((m_core->v__DOT__wbu_cyc)&&((m_core->v__DOT__wbu_addr == 0x106)||(m_core->v__DOT__wbu_addr == 0x0107)))
 
                        writeout = true;
 
                if (m_tickcount < 0x05010)
 
                        writeout = false;
 
                if (writeout) {
                if (writeout) {
                        printf("%08lx:", m_tickcount);
                        printf("%08lx:", m_tickcount);
 
 
                        printf("(%d,%d->%d),(%d,%d->%d)|%c[%08x/%08x]@%08x %d%d%c",
                        printf("(%d,%d->%d),(%d,%d->%d)|%c[%08x/%08x]@%08x %d%d%c",
                                m_core->v__DOT__wbu_cyc,
                                m_core->v__DOT__wbu_cyc,
Line 164... Line 142...
 
 
                        printf(" %s%s%c[%08x@%06x]",
                        printf(" %s%s%c[%08x@%06x]",
                                (m_core->v__DOT__sdram__DOT__bus_cyc)?"C":" ",
                                (m_core->v__DOT__sdram__DOT__bus_cyc)?"C":" ",
                                (m_core->v__DOT__sdram__DOT__r_pending)?"PND":"   ",
                                (m_core->v__DOT__sdram__DOT__r_pending)?"PND":"   ",
                                (m_core->v__DOT__sdram__DOT__r_we)?'W':'R',
                                (m_core->v__DOT__sdram__DOT__r_we)?'W':'R',
                                (m_core->v__DOT__sdram__DOT__r_data),
                                (m_core->v__DOT__sdram__DOT__r_we)
 
                                ?(m_core->v__DOT__sdram__DOT__r_data)
 
                                :(m_core->v__DOT__sdram_data),
                                (m_core->v__DOT__sdram__DOT__r_addr));
                                (m_core->v__DOT__sdram__DOT__r_addr));
 
 
                        printf("%s%s%s%s%s%s%s%s%s%s%s%s%s%s%2x",
                        printf("%s%s%s%s%s%s%s%s%s%s%s%2x",
                                (m_core->v__DOT__zippy__DOT__dbg_ack)?"A":"-",
                                // (m_core->v__DOT__zippy__DOT__dbg_ack)?"A":"-",
                                (m_core->v__DOT__zippy__DOT__dbg_stall)?"S":"-",
                                // (m_core->v__DOT__zippy__DOT__dbg_stall)?"S":"-",
                                (m_core->v__DOT__zippy__DOT__sys_dbg_cyc)?"D":"-",
                                // (m_core->v__DOT__zippy__DOT__sys_dbg_cyc)?"D":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_lcl_cyc)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_lcl_cyc)?"L":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_dbg_stall)?"Z":"-",
                                (m_core->v__DOT__zippy__DOT__cpu_dbg_stall)?"Z":"-",
                                (m_core->v__DOT__zippy__DOT__cmd_halt)?"H":"-",
                                (m_core->v__DOT__zippy__DOT__cmd_halt)?"H":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__pf_cyc)?"P":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__pf_cyc)?"P":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_gbl)?"G":"-",
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_gbl)?"G":"-",

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.