OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [doc/] [wishbone.html] - Diff between revs 82 and 117

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 82 Rev 117
Line 43... Line 43...
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1101</TT></TD><TH align=right>1</TH><TD>User Stall Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1101</TT></TD><TH align=right>1</TH><TD>User Stall Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1110</TT></TD><TH align=right>1</TH><TD>User Pre-Fetch Stall Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1110</TT></TD><TH align=right>1</TH><TD>User Pre-Fetch Stall Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1111</TT></TD><TH align=right>1</TH><TD>User Instruction Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1111</TT></TD><TH align=right>1</TH><TD>User Instruction Counter</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0001_00xx</TT></TD><TH align=right>1</TH><TD>DMA Controller</TD></TR>
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0001_00xx</TT></TD><TH align=right>1</TH><TD>DMA Controller</TD></TR>
</TABLE>
</TABLE>
 
<!--
 
<TABLE align=center>
 
<TR><TD><TT>1xxxxxx</TT></TD><TD>SDRAM</TD></TR>
 
<TR><TD><TT>01xxxxx</TT></TD><TD>Flash</TD></TR>
 
<TR><TD><TT>001xxxx</TT></TD><TD>Block RAM</TD></TR>
 
<TR><TD><TT>00011xx</TT></TD><TD>ICAPE</TD></TR>
 
<TR><TD><TT>000101x</TT></TD><TD>SD Card control</TD></TR>
 
<TR><TD><TT>00010011</TT></TD><TD>Scope</TD></TR>
 
<TR><TD><TT>00010010xxx</TT></TD><TD>RTC</TD></TR>
 
<TR><TD><TT>00010001xxx</TT></TD><TD>PWM/UART/Flash Control</TD></TR>
 
<TR><TD><TT>00010000xxx</TT></TD><TD>Other I/O</TD></TR>
 
<TR><TD><TT>0000xxxxxxx</TT></TD><TD>Bus Error</TD></TR>
 
</TABLE>
 
<TABLE align=center>
 
<TR><TD><TT>1xxxxxx</TT></TD><TD>SDRAM</TD></TR>
 
<TR><TD><TT>01xxxxx</TT></TD><TD>Flash</TD></TR>
 
<TR><TD><TT>00111xx</TT></TD><TD>Block RAM</TD></TR>
 
<TR><TD><TT>00110xx_xxxx</TT></TD><TD>ICAPE</TD></TR>
 
<TR><TD><TT>00101xx_xxx</TT></TD><TD>SD Card control</TD></TR>
 
<TR><TD><TT>00100yy_yyxx</TT></TD><TD>Scope</TD></TR>
 
<TR><TD><TT>00011yy_yxxx</TT></TD><TD>RTC</TD></TR>
 
<TR><TD><TT>00010yy_yfux</TT></TD><TD>PWM/UART/Flash Control</TD></TR>
 
<TR><TD><TT>00001yy_yxxx</TT></TD><TD>Other I/O</TD></TR>
 
<TR><TD><TT>00000</TT></TD><TD>Bus Error</TD></TR>
 
</TABLE>
 
-->
 
 
<h1 align=center>Primary (ZipSystem) Interrupt Controller Assignments</H1>
<h1 align=center>Primary (ZipSystem) Interrupt Controller Assignments</H1>
<TABLE align=center>
<TABLE align=center>
<TR><TD><TH align=right>0</TH><TD>DMA controller</TD></TR>
<TR><TD><TH align=right>0</TH><TD>DMA controller</TD></TR>
<TR><TD><TH align=right>1</TH><TD>Jiffies</TD></TR>
<TR><TD><TH align=right>1</TH><TD>Jiffies</TD></TR>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.