URL
https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk
[/] [xulalx25soc/] [trunk/] [rtl/] [ioslave.v] - Diff between revs 2 and 9
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 9 |
Line 157... |
Line 157... |
// BUS access to a real time clock (not calendar, just clock)
|
// BUS access to a real time clock (not calendar, just clock)
|
//
|
//
|
//
|
//
|
wire [31:0] ck_data;
|
wire [31:0] ck_data;
|
wire ck_ppd;
|
wire ck_ppd;
|
rtclight #(32'h35afe5)
|
rtclight
|
|
#(32'h388342) // 76 MHz clock (2^48 / 76e6)
|
|
// #(32'h35afe5) // 80 MHz clock
|
|
// #(32'h2eaf36) // 92 MHz clock
|
|
// #(32'h2af31d) // 100 MHz clock
|
theclock(i_clk, i_wb_cyc, (i_wb_stb)&&(i_wb_addr[4]),
|
theclock(i_clk, i_wb_cyc, (i_wb_stb)&&(i_wb_addr[4]),
|
i_wb_we, i_wb_addr[2:0], i_wb_data,
|
i_wb_we, i_wb_addr[2:0], i_wb_data,
|
ck_data, ck_int, ck_ppd);
|
ck_data, ck_int, ck_ppd);
|
|
|
wire date_ack, date_stall;
|
wire date_ack, date_stall;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.