OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] [ioslave.v] - Diff between revs 31 and 74

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 31 Rev 74
Line 66... Line 66...
        // GPIO
        // GPIO
        input   [(NGPI-1):0]     i_gpio;
        input   [(NGPI-1):0]     i_gpio;
        output wire [(NGPO-1):0] o_gpio;
        output wire [(NGPO-1):0] o_gpio;
        // Other registers
        // Other registers
        input           [31:0]   i_bus_err_addr;
        input           [31:0]   i_bus_err_addr;
        input           [5:0]    brd_interrupts;
        input           [6:0]    brd_interrupts;
        output  wire    [7:0]    o_ints_to_zip_cpu;
        output  wire    [8:0]    o_ints_to_zip_cpu;
        output  wire            o_interrupt;
        output  wire            o_interrupt;
 
 
 
 
        wire    i_uart_rx_int, i_uart_tx_int, i_scop_int, i_flash_int,i_pwm_int;
        wire    i_sdcard_int, i_uart_tx_int, i_uart_rx_int, i_pwm_int,
 
                i_scop_int, i_flash_int;
 
        assign  i_sdcard_int  = brd_interrupts[6];
        assign  i_uart_tx_int = brd_interrupts[5];
        assign  i_uart_tx_int = brd_interrupts[5];
        assign  i_uart_rx_int = brd_interrupts[4];
        assign  i_uart_rx_int = brd_interrupts[4];
        assign  i_pwm_int     = brd_interrupts[3];
        assign  i_pwm_int     = brd_interrupts[3];
        assign  i_scop_int    = brd_interrupts[2];
        assign  i_scop_int    = brd_interrupts[2];
        assign  i_flash_int   = brd_interrupts[1];
        assign  i_flash_int   = brd_interrupts[1];
Line 189... Line 191...
 
 
        assign  o_wb_data = (r_wb_addr)? ck_data : r_wb_data;
        assign  o_wb_data = (r_wb_addr)? ck_data : r_wb_data;
 
 
        //
        //
        //
        //
        assign  o_ints_to_zip_cpu = { i_uart_tx_int, i_uart_rx_int,
        assign  o_ints_to_zip_cpu = { i_sdcard_int,
 
                        i_uart_tx_int, i_uart_rx_int,
                        i_pwm_int, gpio_int, i_scop_int, i_flash_int,
                        i_pwm_int, gpio_int, i_scop_int, i_flash_int,
                        ck_int, o_interrupt };
                        ck_int, o_interrupt };
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.