OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [sw/] [zipdbg.cpp] - Diff between revs 7 and 31

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 31
Line 393... Line 393...
                dispreg(ln, 0, "sR12", m_state.m_sR[12], (m_cursor==24));
                dispreg(ln, 0, "sR12", m_state.m_sR[12], (m_cursor==24));
                dispreg(ln,20, "sSP ", m_state.m_sR[13], (m_cursor==25));
                dispreg(ln,20, "sSP ", m_state.m_sR[13], (m_cursor==25));
 
 
                mvprintw(ln,40, "%ssCC :%s%s%s%s%s%s%s",
                mvprintw(ln,40, "%ssCC :%s%s%s%s%s%s%s",
                        (m_cursor == 26)?">":" ",
                        (m_cursor == 26)?">":" ",
                        (cc&0x1000)?"FE":"",
                        (cc&0x1000)?"FE":"", // Floating point exception
                        (cc&0x0800)?"DE":"",
                        (cc&0x0800)?"DV":"", // Division by zero
                        (cc&0x0400)?"BE":"",
                        (cc&0x0400)?"BE":"", // Bus Error
                        (cc&0x0200)?"TP":"",
                        (cc&0x0200)?"TP":"", // Trap
                        (cc&0x0100)?"IL":"",
                        (cc&0x0100)?"IL":"", // Illegal instruction
                        (cc&0x0080)?"BK":"",
                        (cc&0x0080)?"BK":"", // Break
                        ((gie==0)&&(cc&0x0010))?"HLT":"");
                        ((gie==0)&&(cc&0x0010))?"HLT":""); // Halted
                mvprintw(ln,54,"%s%s%s%s",
                mvprintw(ln,54,"%s%s%s%s",
                        (cc&8)?"V":" ",
                        (cc&8)?"V":" ",
                        (cc&4)?"N":" ",
                        (cc&4)?"N":" ",
                        (cc&2)?"C":" ",
                        (cc&2)?"C":" ",
                        (cc&1)?"Z":" ");
                        (cc&1)?"Z":" ");
Line 433... Line 433...
                dispreg(ln, 0, "uR12", m_state.m_uR[12], (m_cursor==40));
                dispreg(ln, 0, "uR12", m_state.m_uR[12], (m_cursor==40));
                dispreg(ln,20, "uSP ", m_state.m_uR[13], (m_cursor==41));
                dispreg(ln,20, "uSP ", m_state.m_uR[13], (m_cursor==41));
                cc = m_state.m_uR[14];
                cc = m_state.m_uR[14];
                mvprintw(ln,40, "%suCC :%s%s%s%s%s%s%s",
                mvprintw(ln,40, "%suCC :%s%s%s%s%s%s%s",
                        (m_cursor == 42)?">":" ",
                        (m_cursor == 42)?">":" ",
                        (cc&0x1000)?"FE":"",
                        (cc&0x1000)?"FE":"", // Floating point Exception
                        (cc&0x0800)?"DE":"",
                        (cc&0x0800)?"DV":"", // Division by zero
                        (cc&0x0400)?"BE":"",
                        (cc&0x0400)?"BE":"", // Bus Error
                        (cc&0x0200)?"TP":"",
                        (cc&0x0200)?"TP":"", // Trap
                        (cc&0x0100)?"IL":"",
                        (cc&0x0100)?"IL":"", // Illegal instruction
                        (cc&0x0040)?"ST":"",
                        (cc&0x0040)?"ST":"", // Single-step
                        ((gie)&&(cc&0x0010))?"SL":"");
                        ((gie)&&(cc&0x0010))?"SL":""); // Sleep
                mvprintw(ln,54,"%s%s%s%s",
                mvprintw(ln,54,"%s%s%s%s",
                        (cc&8)?"V":" ",
                        (cc&8)?"V":" ",
                        (cc&4)?"N":" ",
                        (cc&4)?"N":" ",
                        (cc&2)?"C":" ",
                        (cc&2)?"C":" ",
                        (cc&1)?"Z":" ");
                        (cc&1)?"Z":" ");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.