URL
https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk
[/] [xulalx25soc/] [trunk/] [xula.ucf] - Diff between revs 71 and 113
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 71 |
Rev 113 |
| Line 138... |
Line 138... |
##############################
|
##############################
|
# Clock Nets
|
# Clock Nets
|
##############################
|
##############################
|
NET "i_clk_12mhz" TNM_NET = "i_clk_12mhz";
|
NET "i_clk_12mhz" TNM_NET = "i_clk_12mhz";
|
NET "i_ram_feedback_clk" TNM_NET = "i_ram_feedback_clk";
|
NET "i_ram_feedback_clk" TNM_NET = "i_ram_feedback_clk";
|
TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 82 ns HIGH 50%;
|
TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 82.0 ns HIGH 50%;
|
# TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 83.333333 ns HIGH 50%;
|
# TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 83.333333 ns HIGH 50%;
|
# TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 10.0 ns HIGH 50%;
|
# TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 10.0 ns HIGH 50%;
|
TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 11.3 ns HIGH 50%;
|
TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 11.3 ns HIGH 50%;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.